rsnikhil / Bluespec_BSV_TutorialLinks
Bluespec BSV HLHDL tutorial
☆104Updated 9 years ago
Alternatives and similar repositories for Bluespec_BSV_Tutorial
Users that are interested in Bluespec_BSV_Tutorial are comparing it to the libraries listed below
Sorting:
- Main page☆126Updated 5 years ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆94Updated 2 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Chisel components for FPGA projects☆124Updated last year
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated 11 months ago
- Python wrapper for verilator model☆84Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RISC-V Torture Test☆195Updated 10 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆77Updated 8 months ago
- RISC-V Formal Verification Framework☆139Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated this week
- high-performance RTL simulator☆159Updated 11 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- ☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- ☆103Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- ☆87Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago