Hardware Description Languages
☆1,148Apr 6, 2026Updated last month
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆607Jan 3, 2026Updated 4 months ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆453Apr 5, 2026Updated last month
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 20, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Test suite designed to check compliance with the SystemVerilog standard.☆375May 20, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,419May 8, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,622May 20, 2026Updated last week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,464Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,341Mar 2, 2026Updated 2 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆481May 7, 2026Updated 2 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A modern hardware definition language and toolchain based on Python☆2,016Updated this week
- Bluespec Compiler (BSC)☆1,111May 15, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- SystemVerilog compiler and language services☆1,049Updated this week
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆825May 14, 2026Updated last week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆719Updated this week
- Common SystemVerilog components☆751Updated this week
- Build your hardware, easily!☆3,898Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Chisel: A Modern Hardware Design Language☆4,668Updated this week
- 😎 A curated list of awesome RISC-V implementations☆143Mar 12, 2023Updated 3 years ago
- A curated list of awesome open source hardware design tools☆88Jun 20, 2025Updated 11 months ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- draws an SVG schematic from a JSON netlist☆794Jan 25, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,165Jun 27, 2024Updated last year
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago