drom / awesome-hdlLinks
Hardware Description Languages
☆1,099Updated 6 months ago
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆586Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆745Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆696Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆680Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,740Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,502Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆486Updated this week
- An Open-source FPGA IP Generator☆1,040Updated this week
- Verilog library for ASIC and FPGA designers☆1,392Updated last year
- cocotb: Python-based chip (RTL) verification☆2,231Updated this week
- Common SystemVerilog components☆700Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆638Updated last week
- Modular hardware build system☆1,122Updated this week
- A Linux-capable RISC-V multicore for and by the world☆758Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆812Updated 2 weeks ago
- VeeR EH1 core☆921Updated 2 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Updated 5 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,162Updated 8 months ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆695Updated last week
- An open-source static random access memory (SRAM) compiler.☆992Updated last week
- lowRISC Style Guides☆476Updated 2 months ago
- Bus bridges and other odds and ends☆629Updated 9 months ago
- RISC-V Formal Verification Framework☆622Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,469Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,192Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,746Updated this week
- 32-bit Superscalar RISC-V CPU☆1,173Updated 4 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,330Updated this week
- VHDL compiler and simulator☆770Updated this week