Alternatives and similar repositories for awesome-hdl

Users that are interested in awesome-hdl are comparing it to the libraries listed below

• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆586Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆745Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,385Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆696Updated 2 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆680Updated 6 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,740Updated 3 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,502Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆486Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,040Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,392Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,231Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆700Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆638Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,122Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆758Updated last week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆812Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆921Updated 2 years ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 5 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,162Updated 8 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆695Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆992Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆476Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆629Updated 9 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆622Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,469Updated last month
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,192Updated this week
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,746Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,173Updated 4 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,330Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆770Updated this week