Hardware Description Languages
☆1,141Apr 6, 2026Updated last week
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆599Jan 3, 2026Updated 3 months ago
- A curated list of awesome resources for HDL design and verification☆171Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,316Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆449Apr 5, 2026Updated last week
- Scala based HDL☆1,966Apr 2, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- Code generation tool for control and status registers☆452Apr 2, 2026Updated 2 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,536Updated this week
- Yosys Open SYnthesis Suite☆4,397Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,301Mar 2, 2026Updated last month
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆475Jan 18, 2026Updated 2 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A modern hardware definition language and toolchain based on Python☆1,987Updated this week
- Bluespec Compiler (BSC)☆1,096Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆1,000Updated this week
- SERV - The SErial RISC-V CPU☆1,779Feb 19, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆821Updated this week
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆715Mar 28, 2026Updated 2 weeks ago
- Common SystemVerilog components☆733Updated this week
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- 😎 A curated list of awesome RISC-V implementations☆142Mar 12, 2023Updated 3 years ago
- A curated list of awesome open source hardware design tools☆86Jun 20, 2025Updated 9 months ago
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,092Jun 27, 2024Updated last year
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- draws an SVG schematic from a JSON netlist☆783Jan 25, 2024Updated 2 years ago