Hardware Description Languages
☆1,158Apr 6, 2026Updated 3 months ago
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆612Jan 3, 2026Updated 6 months ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225Jun 22, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An abstraction library for interfacing EDA tools☆774Updated this week
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Oct 19, 2016Updated 9 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆460Apr 5, 2026Updated 3 months ago
- Scala based HDL☆2,012Jun 20, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Verilog library for ASIC and FPGA designers☆1,431May 8, 2024Updated 2 years ago
- Code generation tool for control and status registers☆461Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,707Jun 30, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,566Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,358Mar 2, 2026Updated 4 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆484Updated this week
- magma circuits☆263Oct 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,185Feb 11, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- Bluespec Compiler (BSC)☆1,127Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆329Jun 30, 2025Updated last year
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆837May 14, 2026Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆734Updated this week
- Common SystemVerilog components☆764Updated this week
- Build your hardware, easily!☆3,969Jun 29, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Chisel: A Modern Hardware Design Language☆4,701Jun 28, 2026Updated last week
- 😎 A curated list of awesome RISC-V implementations☆144Mar 12, 2023Updated 3 years ago
- A curated list of awesome open source hardware design tools☆88Jun 20, 2025Updated last year
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- draws an SVG schematic from a JSON netlist☆802Jan 25, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,233Jun 27, 2024Updated 2 years ago
- SystemVerilog linter☆387Nov 6, 2025Updated 8 months ago