Hardware Description Languages
☆1,184Oct 27, 2026Updated last week
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 10 months ago
- A curated list of awesome resources for HDL design and verification☆180Oct 30, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆804Sep 15, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆227Oct 16, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆471Sep 10, 2026Updated last month
- Scala based HDL☆2,057Oct 30, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- magma circuits☆265Oct 19, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilator open-source SystemVerilog simulator and lint system☆4,060Updated this week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆496Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,457Mar 2, 2026Updated 8 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- SystemVerilog compiler and language services☆1,176Updated this week
- Verilog library for ASIC and FPGA designers☆1,439May 8, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,302Oct 13, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,867Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆2,125Sep 18, 2026Updated last month
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆756Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆39Oct 19, 2016Updated 10 years ago
- Build your hardware, easily!☆4,189Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 29, 2026Updated last week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- Chisel: A Modern Hardware Design Language☆4,829Updated this week
- Bluespec Compiler (BSC)☆1,150Oct 29, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- 😎 A curated list of awesome RISC-V implementations☆150Mar 12, 2023Updated 3 years ago
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 10 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Circuit IR Compilers and Tools☆2,270Updated this week
- XLS: Accelerated HW Synthesis☆1,976Updated this week