Hardware Description Languages
☆1,131Mar 17, 2026Updated last week
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago
- A curated list of awesome resources for HDL design and verification☆170Mar 20, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An abstraction library for interfacing EDA tools☆756Updated this week
- cocotb: Python-based chip (RTL) verification☆2,289Mar 19, 2026Updated last week
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 3 weeks ago
- Scala based HDL☆1,952Updated this week
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,397May 8, 2024Updated last year
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,468Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,290Mar 2, 2026Updated 3 weeks ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆474Jan 18, 2026Updated 2 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- A modern hardware definition language and toolchain based on Python☆1,957Mar 16, 2026Updated last week
- Bluespec Compiler (BSC)☆1,087Feb 16, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 8 months ago
- SystemVerilog compiler and language services☆989Updated this week
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Mar 12, 2026Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆710Updated this week
- Common SystemVerilog components☆728Mar 18, 2026Updated last week
- Build your hardware, easily!☆3,787Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Chisel: A Modern Hardware Design Language☆4,615Updated this week
- 😎 A curated list of awesome RISC-V implementations☆141Mar 12, 2023Updated 3 years ago
- A curated list of awesome open source hardware design tools☆86Jun 20, 2025Updated 9 months ago
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago