Hardware Description Languages
☆1,177Jul 9, 2026Updated 2 months ago
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆627Jan 3, 2026Updated 8 months ago
- A curated list of awesome resources for HDL design and verification☆177Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,463Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An abstraction library for interfacing EDA tools☆797Sep 15, 2026Updated last week
- A curated list of awesome HDL, libraries, typical implementation and references.☆39Oct 19, 2016Updated 9 years ago
- cocotb: Python-based chip (RTL) verification☆2,520Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,946Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆684Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆467Sep 10, 2026Updated 2 weeks ago
- Scala based HDL☆2,044Sep 19, 2026Updated last week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,957Updated this week
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,777Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,435Mar 2, 2026Updated 6 months ago
- magma circuits☆264Oct 19, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆491Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,273Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A modern hardware definition language and toolchain based on Python☆2,094Sep 18, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- Bluespec Compiler (BSC)☆1,142Updated this week
- SERV - The SErial RISC-V CPU☆1,888Aug 25, 2026Updated last month
- SystemVerilog compiler and language services☆1,149Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆751Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Updated this week
- 😎 A curated list of awesome RISC-V implementations☆148Mar 12, 2023Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,791Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Common SystemVerilog components☆803Sep 18, 2026Updated last week
- Build your hardware, easily!☆4,126Updated this week
- A curated list of awesome open source hardware design tools☆91Jun 20, 2025Updated last year
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,384Sep 7, 2026Updated 2 weeks ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last week
- draws an SVG schematic from a JSON netlist☆829Jan 25, 2024Updated 2 years ago