drom / awesome-hdlLinks
Hardware Description Languages
☆1,057Updated last month
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆543Updated last year
- An abstraction library for interfacing EDA tools☆707Updated last month
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,451Updated 2 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,110Updated 3 months ago
- Common SystemVerilog components☆649Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,132Updated this week
- An Open-source FPGA IP Generator☆984Updated this week
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- lowRISC Style Guides☆450Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,142Updated this week
- cocotb: Python-based chip (RTL) verification☆2,065Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆635Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- VeeR EH1 core☆889Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,615Updated this week
- Verilog library for ASIC and FPGA designers☆1,330Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆936Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆785Updated last week
- Bus bridges and other odds and ends☆582Updated 4 months ago
- The OpenPiton Platform☆727Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,356Updated last week
- RISC-V Formal Verification Framework☆607Updated 3 years ago
- Modular hardware build system☆1,063Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆741Updated last year