Hardware Description Languages
☆1,163Jul 9, 2026Updated 2 weeks ago
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆615Jan 3, 2026Updated 6 months ago
- A curated list of awesome resources for HDL design and verification☆175Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆39Oct 19, 2016Updated 9 years ago
- cocotb: Python-based chip (RTL) verification☆2,455Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,896Jul 19, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆461Jul 2, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 2 weeks ago
- Scala based HDL☆2,020Updated this week
- SystemVerilog to Verilog conversion☆742Mar 28, 2026Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,774Updated this week
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,627Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,379Mar 2, 2026Updated 4 months ago
- magma circuits☆264Oct 19, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆488Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,205Feb 11, 2026Updated 5 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A modern hardware definition language and toolchain based on Python☆2,056Jul 16, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- Bluespec Compiler (BSC)☆1,133Jul 18, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,095Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆738Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- 😎 A curated list of awesome RISC-V implementations☆145Mar 12, 2023Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,738Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Common SystemVerilog components☆769Updated this week
- Build your hardware, easily!☆4,016Updated this week
- A curated list of awesome open source hardware design tools☆90Jun 20, 2025Updated last year
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,283Jun 27, 2024Updated 2 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- draws an SVG schematic from a JSON netlist☆809Jan 25, 2024Updated 2 years ago