Hardware Description Languages
☆1,141Apr 6, 2026Updated last month
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 4 months ago
- A curated list of awesome resources for HDL design and verification☆173Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆224Dec 23, 2025Updated 4 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Verilog library for ASIC and FPGA designers☆1,410May 8, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,587Updated this week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,423Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,319Mar 2, 2026Updated 2 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆2,005Apr 28, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Bluespec Compiler (BSC)☆1,103Apr 27, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 10 months ago
- SystemVerilog compiler and language services☆1,027Updated this week
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826Apr 22, 2026Updated 2 weeks ago
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆717Updated this week
- Common SystemVerilog components☆738Apr 27, 2026Updated last week
- Build your hardware, easily!☆3,863Updated this week
- Chisel: A Modern Hardware Design Language☆4,650Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 😎 A curated list of awesome RISC-V implementations☆142Mar 12, 2023Updated 3 years ago
- A curated list of awesome open source hardware design tools☆86Jun 20, 2025Updated 10 months ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- draws an SVG schematic from a JSON netlist☆789Jan 25, 2024Updated 2 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,127Jun 27, 2024Updated last year
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- Digital Design with Chisel☆914Updated this week