Hardware Description Languages
☆1,166Jul 9, 2026Updated last month
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆618Jan 3, 2026Updated 7 months ago
- A curated list of awesome resources for HDL design and verification☆175Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,450Aug 11, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jul 23, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An abstraction library for interfacing EDA tools☆788Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆39Oct 19, 2016Updated 9 years ago
- cocotb: Python-based chip (RTL) verification☆2,473Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,909Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆463Jul 2, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Scala based HDL☆2,027Updated this week
- SystemVerilog to Verilog conversion☆749Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆388Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- Verilog library for ASIC and FPGA designers☆1,436May 8, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,853Updated this week
- Code generation tool for control and status registers☆467Updated this week
- Yosys Open SYnthesis Suite☆4,681Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,403Mar 2, 2026Updated 5 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Aug 10, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,227Feb 11, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A modern hardware definition language and toolchain based on Python☆2,070Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- Bluespec Compiler (BSC)☆1,139Aug 3, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,862Jul 10, 2026Updated last month
- SystemVerilog compiler and language services☆1,115Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆743Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆843Updated this week
- 😎 A curated list of awesome RISC-V implementations☆145Mar 12, 2023Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,760Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Common SystemVerilog components☆783Updated this week
- Build your hardware, easily!☆4,049Aug 6, 2026Updated last week
- A curated list of awesome open source hardware design tools☆90Jun 20, 2025Updated last year
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,339Jul 31, 2026Updated 2 weeks ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- draws an SVG schematic from a JSON netlist☆814Jan 25, 2024Updated 2 years ago