Alternatives and similar repositories for awesome-hdl:

Users that are interested in awesome-hdl are comparing it to the libraries listed below

• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆523Updated last year
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆621Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆614Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆684Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆453Updated this week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,576Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆651Updated 5 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,280Updated 3 weeks ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆832Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆690Updated last week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆601Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,535Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,011Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆552Updated 3 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,267Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,532Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆425Updated 7 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆768Updated this week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,279Updated last year
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,042Updated this week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆700Updated 2 months ago
• syntacore / scr1
  SCR1 is a high-quality open-source RISC-V MCU core in Verilog
  ☆913Updated 5 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆570Updated 2 weeks ago
• ZipCPU / zipcpu
  A small, light weight, RISC CPU soft core
  ☆1,395Updated 3 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆572Updated 9 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,063Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆488Updated 2 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆653Updated last week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆579Updated 4 years ago