Hardware Description Languages
☆1,116Jul 14, 2025Updated 7 months ago
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- A curated list of awesome resources for HDL design and verification☆169Feb 27, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- Scala based HDL☆1,929Updated this week
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,761Feb 19, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆702Feb 23, 2026Updated last week
- SystemVerilog compiler and language services☆968Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 26, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆319Jun 30, 2025Updated 8 months ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Build your hardware, easily!☆3,747Updated this week
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 2 weeks ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,269Updated this week
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆471Jan 18, 2026Updated last month
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year