Hardware Description Languages
☆1,180Jul 9, 2026Updated 3 months ago
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆631Jan 3, 2026Updated 9 months ago
- A curated list of awesome resources for HDL design and verification☆179Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- A curated list of awesome HDL, libraries, typical implementation and references.☆39Oct 19, 2016Updated 9 years ago
- cocotb: Python-based chip (RTL) verification☆2,544Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,959Sep 23, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 8, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆468Sep 10, 2026Updated last month
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Test suite designed to check compliance with the SystemVerilog standard.☆400Updated this week
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,015Updated this week
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,816Updated this week
- List of awesome open source hardware tools, generators, and reusable designs☆2,444Mar 2, 2026Updated 7 months ago
- magma circuits☆264Oct 19, 2024Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆493Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,287Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A modern hardware definition language and toolchain based on Python☆2,105Sep 18, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- Bluespec Compiler (BSC)☆1,145Oct 3, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- SystemVerilog compiler and language services☆1,164Updated this week
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆751Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆850Updated this week
- 😎 A curated list of awesome RISC-V implementations☆149Mar 12, 2023Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,809Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Build your hardware, easily!☆4,161Updated this week
- A curated list of awesome open source hardware design tools☆91Jun 20, 2025Updated last year
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,392Sep 7, 2026Updated last month
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- draws an SVG schematic from a JSON netlist☆831Jan 25, 2024Updated 2 years ago