liang-aquarius / ca_modelLinks
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆15Updated 5 years ago
Alternatives and similar repositories for ca_model
Users that are interested in ca_model are comparing it to the libraries listed below
Sorting:
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆28Updated 2 years ago
- ☆27Updated 5 years ago
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- ☆15Updated last week
- A small Neural Network Processor for Edge devices.☆11Updated 2 years ago
- ☆36Updated 4 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- ☆31Updated 3 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- Template for project1 TPU☆19Updated 4 years ago
- ☆29Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 4 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 12 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- ☆8Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆20Updated 11 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year