liang-aquarius / ca_model
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆12Updated 5 years ago
Related projects: ⓘ
- ☆21Updated 4 years ago
- Learn NVDLA by SOMNIA☆26Updated 4 years ago
- ☆31Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆44Updated 7 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- Documentation for the entire CGRAFlow☆17Updated 3 years ago
- ☆21Updated 5 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆11Updated 8 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆15Updated last month
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆48Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- course design☆19Updated 6 years ago
- Domain-Specific Architecture Generator 2☆20Updated last year
- ☆23Updated 4 years ago
- SystemC training aimed at TLM.☆24Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆24Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆41Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- HLS for Networks-on-Chip☆27Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆12Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆17Updated 2 months ago
- CNN accelerator☆26Updated 7 years ago
- Fibertree emulator☆11Updated last month
- ☆31Updated 7 months ago