liang-aquarius / ca_modelLinks
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆15Updated 5 years ago
Alternatives and similar repositories for ca_model
Users that are interested in ca_model are comparing it to the libraries listed below
Sorting:
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆28Updated 2 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- ☆36Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- ☆27Updated 5 years ago
- Template for project1 TPU☆19Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆39Updated 7 months ago
- ☆33Updated 4 months ago
- A small Neural Network Processor for Edge devices.☆12Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last month
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- ☆29Updated 5 years ago
- A Toy-Purpose TPU Simulator☆19Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆13Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆21Updated 12 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 5 months ago
- course design☆22Updated 7 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆16Updated this week
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year