liang-aquarius / ca_model
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆13Updated 5 years ago
Alternatives and similar repositories for ca_model:
Users that are interested in ca_model are comparing it to the libraries listed below
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- ☆35Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 3 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- ☆26Updated 5 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated last month
- A Toy-Purpose TPU Simulator☆16Updated 9 months ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- ☆42Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆27Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆36Updated 6 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆12Updated 3 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- course design☆22Updated 7 years ago
- ☆26Updated 4 years ago
- ☆29Updated this week
- A small Neural Network Processor for Edge devices.☆9Updated 2 years ago
- CNN accelerator☆28Updated 7 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago