liang-aquarius / ca_modelLinks
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆16Updated 6 years ago
Alternatives and similar repositories for ca_model
Users that are interested in ca_model are comparing it to the libraries listed below
Sorting:
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆19Updated last week
- A scalable Eyeriss model in SystemC.☆31Updated 2 years ago
- ☆28Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆13Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆30Updated 3 weeks ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 9 months ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 6 years ago
- ☆31Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Template for project1 TPU☆19Updated 4 years ago
- ☆37Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆18Updated 7 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 11 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Updated last year
- A Toy-Purpose TPU Simulator☆20Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Updated 3 weeks ago
- ☆13Updated 9 months ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- Learn NVDLA by SOMNIA☆42Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆23Updated 10 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆17Updated 3 months ago
- ☆13Updated 6 months ago
- SystemC training aimed at TLM.☆34Updated 5 years ago
- CNN accelerator using NoC architecture☆17Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- A repository for SystemC Learning examples☆72Updated 3 years ago