liang-aquarius / ca_model
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆13Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for ca_model
- A simple cycle-accurate DaDianNao simulator☆11Updated 5 years ago
- ☆22Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- ☆21Updated last month
- The official NaplesPU hardware code repository☆11Updated 5 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated last week
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- ☆33Updated 3 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- A scalable Eyeriss model in SystemC.☆23Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆16Updated 9 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 3 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 5 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆13Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- ☆25Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago