liang-aquarius / ca_model
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆13Updated 5 years ago
Alternatives and similar repositories for ca_model:
Users that are interested in ca_model are comparing it to the libraries listed below
- A simple cycle-accurate DaDianNao simulator☆13Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆20Updated 5 months ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- ☆24Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆25Updated 2 weeks ago
- Learn NVDLA by SOMNIA☆30Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆18Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆25Updated 4 years ago
- ☆33Updated 3 years ago
- HLS for Networks-on-Chip☆32Updated 3 years ago
- The official NaplesPU hardware code repository☆11Updated 5 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated last month
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- A scalable Eyeriss model in SystemC.☆24Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆26Updated 3 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆23Updated 3 months ago
- HLS code for Network on Chip (NoC)☆16Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- CNN accelerator using NoC architecture☆15Updated 6 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- ☆40Updated 5 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆14Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago