liang-aquarius / ca_modelLinks
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆16Updated 6 years ago
Alternatives and similar repositories for ca_model
Users that are interested in ca_model are comparing it to the libraries listed below
Sorting:
- A simple cycle-accurate DaDianNao simulator☆13Updated 6 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆21Updated last week
- A scalable Eyeriss model in SystemC.☆32Updated 2 years ago
- ☆28Updated 6 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- Learn NVDLA by SOMNIA☆42Updated 6 years ago
- ☆31Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last week
- Template for project1 TPU☆21Updated 4 years ago
- ☆40Updated 8 months ago
- ☆36Updated 4 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 10 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Updated 10 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆19Updated 8 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆17Updated 3 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated 2 weeks ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- SystemC training aimed at TLM.☆34Updated 5 years ago
- ☆14Updated 10 months ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- ☆17Updated 2 months ago
- A small Neural Network Processor for Edge devices.☆14Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆25Updated 3 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago