liang-aquarius / ca_model
A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are coming.
☆13Updated 5 years ago
Alternatives and similar repositories for ca_model:
Users that are interested in ca_model are comparing it to the libraries listed below
- A simple cycle-accurate DaDianNao simulator☆13Updated 5 years ago
- ☆24Updated 5 years ago
- Learn NVDLA by SOMNIA☆32Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆26Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆23Updated this week
- ☆25Updated 4 years ago
- SystemC training aimed at TLM.☆27Updated 4 years ago
- ☆34Updated 3 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆19Updated 9 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated last week
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆9Updated 5 years ago
- A scalable Eyeriss model in SystemC.☆25Updated 2 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆28Updated 4 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆17Updated 5 months ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- 关于深度学习算法、框架、编译器、加速器的一些理解☆14Updated 2 years ago