kendryte / caffe-workspaceLinks
☆11Updated 6 years ago
Alternatives and similar repositories for caffe-workspace
Users that are interested in caffe-workspace are comparing it to the libraries listed below
Sorting:
- Kendryte k210 freertos programming guide☆18Updated 5 years ago
- Reverse engineering the V831 npu☆93Updated 4 years ago
- ☆24Updated 6 years ago
- Kendryte flash utility for Windows☆34Updated 6 years ago
- kenDryte K210 Cloud Build Support☆11Updated 6 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated last year
- ☆56Updated 6 years ago
- ☆22Updated last year
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Demo of kendryte k210 FreeRTOS SDK☆65Updated 5 years ago
- PulseRain FP51-1T MCU core☆9Updated 7 years ago
- My self-designed ZYNQ-7010 4-layer developement board.☆31Updated 3 years ago
- AES☆14Updated 2 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Kendryte k210 standalone programming guide☆53Updated 5 years ago
- fft - kendryte k210 / Sipeed M1 dock☆33Updated 6 years ago
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated last week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Updated 9 years ago
- SRAM Design using OpenSource Applications☆20Updated 3 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Xilinx Virtual Cable implementation for ESP32☆34Updated 3 years ago
- Lichee Tang - A circuit board of RISC-V architecture http://tang.lichee.pro☆18Updated 5 years ago
- Kendryte GNU Toolchain☆75Updated 6 years ago
- Tensorflow workspaces for training your custom models of K210☆67Updated 5 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆18Updated 11 months ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago