open-dv / dma_axiView external linksLinks
☆16Apr 21, 2019Updated 6 years ago
Alternatives and similar repositories for dma_axi
Users that are interested in dma_axi are comparing it to the libraries listed below
Sorting:
- ☆20Nov 18, 2022Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- ☆18Aug 11, 2022Updated 3 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- Implementation of the PCIe physical layer☆60Jul 11, 2025Updated 7 months ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 3 months ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆11May 8, 2022Updated 3 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库！☆16May 9, 2024Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year