open-dv / dma_axi
☆16Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for dma_axi
- verification of simple axi-based cache☆17Updated 5 years ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- ☆15Updated last year
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- ☆20Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆17Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 6 years ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 3 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- ☆25Updated 4 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆12Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- ☆17Updated 9 years ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- Design and UVM-TB of RISC -V Microprocessor☆13Updated 4 months ago
- Simple AMBA VIP, Include axi/ahb/apb☆14Updated 4 months ago
- ☆33Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated last week
- ☆10Updated last year
- Generate UVM testbench framework template files with Python 3☆21Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Generic AXI master stub☆19Updated 10 years ago
- Verification IP for UART protocol☆15Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year