open-dv / dma_axiLinks
☆16Updated 6 years ago
Alternatives and similar repositories for dma_axi
Users that are interested in dma_axi are comparing it to the libraries listed below
Sorting:
- ☆20Updated 2 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆14Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- ☆21Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- ☆25Updated 4 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆11Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- ITMO SystemC & Verilog assignments - AMBA AHB and SPI☆21Updated 7 years ago
- ☆17Updated 10 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆28Updated 4 years ago
- ☆12Updated 9 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆17Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆36Updated 9 years ago