PacoReinaCampo / MPSoC-RISCVLinks
Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆13Updated 2 months ago
Alternatives and similar repositories for MPSoC-RISCV
Users that are interested in MPSoC-RISCV are comparing it to the libraries listed below
Sorting:
- NoC based MPSoC☆11Updated 11 years ago
- Network on Chip for MPSoC☆26Updated 2 months ago
- ☆30Updated 2 weeks ago
- Common SystemVerilog RTL modules for RgGen☆13Updated 2 months ago
- APB Logic☆19Updated this week
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆32Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last week
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- ☆15Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- Direct Access Memory for MPSoC☆13Updated 2 months ago
- ☆20Updated 5 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆31Updated 4 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 2 months ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last month