PacoReinaCampo / MPSoC-RISCVLinks
Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆13Updated last week
Alternatives and similar repositories for MPSoC-RISCV
Users that are interested in MPSoC-RISCV are comparing it to the libraries listed below
Sorting:
- APB Logic☆18Updated 6 months ago
- NoC based MPSoC☆10Updated 10 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 6 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 3 years ago
- Direct Access Memory for MPSoC☆12Updated last week
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- Network on Chip for MPSoC☆26Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Common SystemVerilog RTL modules for RgGen☆13Updated this week
- ☆12Updated 3 months ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆16Updated 2 years ago
- ☆29Updated last month
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- ☆13Updated 2 years ago
- Various low power labs using sky130☆12Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- UVM Python Verification Agents Library☆14Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- MathLib DAC 2023 version☆12Updated last year