PacoReinaCampo / MPSoC-RISCVLinks
Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆13Updated 3 months ago
Alternatives and similar repositories for MPSoC-RISCV
Users that are interested in MPSoC-RISCV are comparing it to the libraries listed below
Sorting:
- ☆13Updated 6 months ago
- ☆29Updated 3 weeks ago
- NoC based MPSoC☆11Updated 11 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆35Updated 8 months ago
- Network on Chip for MPSoC☆27Updated 3 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated last year
- WISHBONE Interconnect☆11Updated 7 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 9 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated 2 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 3 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 3 years ago
- ☆19Updated 2 weeks ago
- Contains commonly used UVM components (agents, environments and tests).☆30Updated 7 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 4 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- APB Logic☆19Updated 3 weeks ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- ☆15Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 7 months ago
- Direct Access Memory for MPSoC☆13Updated 3 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago