PacoReinaCampo / MPSoC-RISCVLinks
Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆13Updated this week
Alternatives and similar repositories for MPSoC-RISCV
Users that are interested in MPSoC-RISCV are comparing it to the libraries listed below
Sorting:
- APB Logic☆22Updated last month
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Network on Chip for MPSoC☆28Updated this week
- Contains commonly used UVM components (agents, environments and tests).☆31Updated 7 years ago
- ☆14Updated 9 months ago
- Common SystemVerilog RTL modules for RgGen☆15Updated 3 months ago
- NoC based MPSoC☆11Updated 11 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 10 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- ☆32Updated 3 weeks ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 2 weeks ago
- Direct Access Memory for MPSoC☆13Updated this week
- WISHBONE Interconnect☆11Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated 11 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆53Updated 3 years ago
- To design test bench of the APB protocol☆18Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- ☆21Updated 5 years ago