PacoReinaCampo / MPSoC-RISCVLinks
Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆13Updated 2 weeks ago
Alternatives and similar repositories for MPSoC-RISCV
Users that are interested in MPSoC-RISCV are comparing it to the libraries listed below
Sorting:
- ☆14Updated 11 months ago
- NoC based MPSoC☆11Updated 11 years ago
- APB Logic☆23Updated 2 weeks ago
- verification of simple axi-based cache☆18Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Updated 3 years ago
- UVM testbench for verifying the Pulpino SoC☆13Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- ☆33Updated 2 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 2 weeks ago
- Direct Access Memory for MPSoC☆13Updated 2 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆18Updated 5 years ago
- Network on Chip for MPSoC☆28Updated 2 weeks ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20Updated 8 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 10 years ago
- Generic AXI master stub☆19Updated 11 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆28Updated 3 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated 3 weeks ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- ☆31Updated 5 years ago
- Formal Verification of RISC V IM Processor☆10Updated 3 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated last year
- ☆17Updated 3 years ago
- WISHBONE Interconnect☆11Updated 8 years ago