PacoReinaCampo / MPSoC-RISCVLinks
Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆13Updated last week
Alternatives and similar repositories for MPSoC-RISCV
Users that are interested in MPSoC-RISCV are comparing it to the libraries listed below
Sorting:
- ☆33Updated last month
- APB Logic☆22Updated 2 months ago
- NoC based MPSoC☆11Updated 11 years ago
- Network on Chip for MPSoC☆28Updated last week
- ☆14Updated 10 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated last week
- Common SystemVerilog RTL modules for RgGen☆16Updated this week
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated last week
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Updated 10 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- Contains commonly used UVM components (agents, environments and tests).☆31Updated 7 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Updated last year
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆27Updated 2 months ago
- ☆21Updated 5 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Updated 3 years ago
- ☆13Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Updated 5 years ago
- ☆10Updated 2 years ago