Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128
☆13Feb 28, 2026Updated this week
Alternatives and similar repositories for MPSoC-RISCV
Users that are interested in MPSoC-RISCV are comparing it to the libraries listed below
Sorting:
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Network on Chip for MPSoC☆28Updated this week
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Direct Access Memory for MPSoC☆13Updated this week
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated last month
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Jan 27, 2026Updated last month
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆11Aug 23, 2017Updated 8 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- ☆14Feb 24, 2025Updated last year
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Feb 10, 2026Updated 2 weeks ago
- ☆16May 10, 2019Updated 6 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated 3 weeks ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- UVM Clock and Reset Agent☆14Jun 29, 2017Updated 8 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Sep 24, 2018Updated 7 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 6 months ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Jul 7, 2018Updated 7 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- OFS Platform Components☆19May 28, 2025Updated 9 months ago
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Lectures on Computer Architecture☆13Apr 11, 2022Updated 3 years ago