chipsalliance / rocketLinks
The working draft to split rocket core out from rocket chip
☆14Updated last year
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below
Sorting:
- The 'missing header' for Chisel☆21Updated 7 months ago
- chipyard in mill :P☆77Updated last year
- ☆33Updated 7 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Hardware design with Chisel☆34Updated 2 years ago
- ☆41Updated 4 months ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆55Updated this week
- Chisel Cheatsheet☆34Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Updated 2 years ago
- Intel Compiler for SystemC☆25Updated 2 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- Open-source non-blocking L2 cache☆50Updated this week
- RV64GC Linux Capable RISC-V Core☆40Updated last month
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Modern GTKWave alternative☆21Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Open source high performance IEEE-754 floating unit☆85Updated last year
- ☆18Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- Nix template for the chisel-based industrial designing flows.☆47Updated 6 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- The specification for the FIRRTL language☆62Updated this week