Alternatives and similar repositories for rocket

Users that are interested in rocket are comparing it to the libraries listed below

• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 7 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• sequencer / arithmetic
  ☆33Updated 7 months ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆51Updated 5 years ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆34Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆34Updated 2 years ago
• chipsalliance / espresso
  ☆41Updated 4 months ago
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 2 weeks ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• nhynes / chisel3-axi
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆15Updated 6 years ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆55Updated this week
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆34Updated 2 years ago
• iDoka / hdl-secded-producer
  MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
  ☆11Updated 2 years ago
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆25Updated 2 years ago
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆42Updated 5 years ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆50Updated this week
• Nuclei-Software / e603_hbird
  RV64GC Linux Capable RISC-V Core
  ☆40Updated last month
• hushenwei2000 / rvv-atg
  RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…
  ☆16Updated last year
• NovyWave / NovyWave
  Modern GTKWave alternative
  ☆21Updated last week
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆36Updated last month
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆85Updated last year
• rdolbeau / VexRiscvBPluginGenerator
  ☆18Updated 3 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last week
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆47Updated 6 months ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆53Updated 5 years ago
• carlosedp / chiselv
  A RISC-V Core (RV32I) written in Chisel HDL
  ☆105Updated 2 months ago
• SchaffHub / RISC-Verdi
  Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.
  ☆32Updated 5 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated this week