chipsalliance / rocketLinks
The working draft to split rocket core out from rocket chip
☆14Updated last year
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below
Sorting:
- The 'missing header' for Chisel☆20Updated 3 months ago
- Hardware design with Chisel☆33Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- ☆33Updated 3 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆39Updated this week
- A prototype GUI for chisel-development☆52Updated 5 years ago
- chipyard in mill :P☆78Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- Run Rocket Chip on VCU128☆30Updated 7 months ago
- ☆40Updated last month
- Chisel Cheatsheet☆33Updated 2 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- ☆17Updated 3 years ago
- ☆19Updated 3 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- (System)Verilog to Chisel translator☆115Updated 3 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Updated 2 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- The specification for the FIRRTL language☆58Updated last week
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆18Updated 2 months ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Updated 2 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆28Updated 7 years ago
- Equivalence checking with Yosys☆45Updated this week