chipsalliance / rocketLinks
The working draft to split rocket core out from rocket chip
☆14Updated 2 years ago
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below
Sorting:
- Hardware design with Chisel☆35Updated 2 years ago
- The 'missing header' for Chisel☆22Updated 9 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- chipyard in mill :P☆77Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆35Updated 3 weeks ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- ☆33Updated 9 months ago
- Run Rocket Chip on VCU128☆30Updated 2 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Updated 3 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- ☆41Updated 2 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last month
- Intel Compiler for SystemC☆26Updated 2 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆11Updated 2 years ago
- RV64GC Linux Capable RISC-V Core☆48Updated 2 months ago
- Open source high performance IEEE-754 floating unit☆87Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆30Updated this week
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 6 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- Open-source non-blocking L2 cache☆50Updated last week
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- ☆15Updated 2 weeks ago
- A Hardware Construct Language☆44Updated 3 years ago
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆33Updated 5 years ago
- ☆20Updated 5 years ago
- The specification for the FIRRTL language☆62Updated 2 weeks ago