The working draft to split rocket core out from rocket chip
☆14Dec 22, 2023Updated 2 years ago
Alternatives and similar repositories for rocket
Users that are interested in rocket are comparing it to the libraries listed below
Sorting:
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- A blazingly fast tool for converting to English punctuations☆10Sep 18, 2022Updated 3 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- An Android App enables remote monitoring of L4D2 dedicated servers☆11Nov 23, 2021Updated 4 years ago
- 2022 年毕昇杯 萝杨空队 参赛项目☆16Oct 7, 2023Updated 2 years ago
- A command-line tool for convert SVG image to PDF file☆17Mar 29, 2025Updated 11 months ago
- ☆14Nov 5, 2017Updated 8 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 8 months ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆24Feb 20, 2017Updated 9 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- prebuild package for cross compiling riscv☆17Dec 28, 2021Updated 4 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- HITsz LUG 周报☆20Jul 11, 2023Updated 2 years ago
- bfloat16 dtype for numpy☆20Sep 25, 2023Updated 2 years ago
- Bazel build rules for Verilator☆24Apr 4, 2024Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- SRAM Design using OpenSource Applications☆24Jul 16, 2021Updated 4 years ago
- Self-trained Large Language Models based on Meta LLaMa☆29Aug 11, 2023Updated 2 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- ☆26Dec 1, 2016Updated 9 years ago
- ☆24Feb 21, 2019Updated 7 years ago
- ☆33Mar 20, 2025Updated 11 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Updated this week
- Quickstart for Spatial language☆35Oct 1, 2020Updated 5 years ago
- A Minecraft mod for high voltage power systems, power poles and transformers!☆37Feb 11, 2022Updated 4 years ago
- Porting mgba emulator to kendryte K210.☆30Apr 7, 2019Updated 6 years ago
- Kendryte flash utility for Windows☆33Apr 18, 2019Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- A simple pam account module to process HBAC rules stored on an IPA server☆10May 14, 2018Updated 7 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- LZBITMAP compression library☆53Jan 18, 2023Updated 3 years ago