Alternatives and similar repositories for rocket:

Users that are interested in rocket are comparing it to the libraries listed below

• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆19Updated 3 weeks ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• sequencer / arithmetic
  ☆32Updated 3 weeks ago
• sequencer / zaozi
  A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
  ☆31Updated 2 weeks ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated last year
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• yamak / axi-nodes
  ☆19Updated 3 years ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated last year
• jiegec / rocket-chip-vcu128
  Run Rocket Chip on VCU128
  ☆30Updated 4 months ago
• chipsalliance / espresso
  ☆38Updated last year
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• nhynes / chisel3-axi
  Chisel3 AXI4-{Lite, Full, Stream} Definitions
  ☆14Updated 6 years ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆52Updated 4 years ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆19Updated 2 months ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆31Updated 2 years ago
• iDoka / hdl-secded-producer
  MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.
  ☆11Updated 2 years ago
• easysoc / layered-firrtl
  This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl
  ☆11Updated 3 years ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆33Updated 2 years ago
• Tang-Haojin / YuQuan
  A RISC-V core running Debian (and a LoongArch core running Linux).
  ☆22Updated last year
• ucb-bar / asyncqueue
  Lightweight re-packaging of AsyncQueue library from rocket-chip
  ☆19Updated last year
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆53Updated this week
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆41Updated this week
• jiegec / rvv-kernels
  Implements kernels with RISC-V Vector
  ☆22Updated 2 years ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆39Updated this week
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 2 years ago
• watz0n / learn-rv32i-asap
  A Simple As Possible RISCV-32I core with debug module.
  ☆42Updated 5 years ago
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆32Updated 3 years ago
• chipsalliance / tilelink
  ☆30Updated 4 months ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 6 years ago
• chipsalliance / diplomacy
  ☆19Updated last month