freecores / tiny_aesLinks
AES
☆14Updated 2 years ago
Alternatives and similar repositories for tiny_aes
Users that are interested in tiny_aes are comparing it to the libraries listed below
Sorting:
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- USB 1.1 PHY☆11Updated 11 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆19Updated last year
- ☆30Updated 8 years ago
- ☆16Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- Pipelined FFT/IFFT 64 points processor☆11Updated 11 years ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago
- Advanced Debug Interface☆15Updated 8 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 5 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Network on Chip for MPSoC☆27Updated 3 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last month
- A CIC filter implemented in Verilog☆22Updated 10 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆35Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 7 months ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago