AES
☆15Oct 4, 2022Updated 3 years ago
Alternatives and similar repositories for tiny_aes
Users that are interested in tiny_aes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 7 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆30Dec 1, 2016Updated 9 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- ☆14May 15, 2023Updated 2 years ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- This is a circular buffer controller used in FPGA.☆35Jan 12, 2016Updated 10 years ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆17Oct 5, 2023Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated last year
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆29Apr 24, 2025Updated 11 months ago
- Verilog I2C Slave☆24Aug 11, 2014Updated 11 years ago
- Hamming ECC Encoder and Decoder to protect memories☆35Jan 28, 2025Updated last year