AES
☆15Oct 4, 2022Updated 3 years ago
Alternatives and similar repositories for tiny_aes
Users that are interested in tiny_aes are comparing it to the libraries listed below
Sorting:
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Hardware Division Units☆10Jul 17, 2014Updated 11 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- ☆14May 15, 2023Updated 2 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆12Sep 7, 2018Updated 7 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- ☆18May 13, 2025Updated 9 months ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- turbo 8051☆30Aug 30, 2017Updated 8 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 8 years ago
- SystemC to Verilog Synthesizable Subset Translator☆12May 12, 2023Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 11 years ago
- SD device emulator from ProjectVault☆19Sep 24, 2019Updated 6 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- Classify modulation of signals☆16Jan 16, 2020Updated 6 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Jul 17, 2014Updated 11 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated last year
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆26Mar 13, 2025Updated 11 months ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- Zet - The x86 (IA-32) open implementation☆23Jul 17, 2014Updated 11 years ago
- ☆14Nov 5, 2017Updated 8 years ago