zzyppo / tagged_security_riscv
Implementation of Tagged Memory security policies into Rocket Core
☆10Updated 8 years ago
Alternatives and similar repositories for tagged_security_riscv:
Users that are interested in tagged_security_riscv are comparing it to the libraries listed below
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 2 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- ☆24Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 3 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆65Updated last month
- All the tools you need to reproduce the CellIFT paper experiments☆19Updated 2 months ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆104Updated 2 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Updated 4 months ago
- ☆80Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆24Updated 7 months ago
- ☆13Updated this week
- ☆9Updated 9 years ago
- ☆84Updated 10 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 4 years ago
- A tool for checking the contract satisfaction for hardware designs☆10Updated 4 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 4 years ago
- COATCheck☆13Updated 6 years ago
- ☆35Updated 4 years ago
- ☆60Updated 2 months ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- Fluid Pipelines☆11Updated 6 years ago
- Hardware-assisted Data-flow Isolation☆27Updated 7 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- ☆22Updated last year
- 64-bit port of the RIPE benchmark (buffer overflow attacks). RIPE was originally developed by John Wilander and Nick Nikiforakis and pres…☆20Updated 3 years ago
- MIRAGE (USENIX Security 2021)☆12Updated last year