☆12May 20, 2021Updated 5 years ago
Alternatives and similar repositories for verif
Users that are interested in verif are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Feb 13, 2021Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- ☆37Mar 20, 2025Updated last year
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Miscellaneous components for bluespec☆11Nov 18, 2024Updated last year
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 8 months ago
- Consistency checker for memory subsystem traces☆23Oct 10, 2016Updated 9 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆35Apr 13, 2021Updated 5 years ago
- Cryptography accelerator core (for AES128/AES256 and SHA256) designed in Chisel3, primarily targeting ASIC platforms.☆11Jan 11, 2021Updated 5 years ago
- ☆14Aug 31, 2025Updated 11 months ago
- A time-predictable processor for mixed-criticality systems☆63Nov 7, 2024Updated last year
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Binomial model☆12Aug 28, 2019Updated 6 years ago
- Platform Level Interrupt Controller☆50May 10, 2024Updated 2 years ago
- Simple pytest(pytest.org) plugin which provides fixtures and code to help with running shell commands on tests☆19Oct 22, 2024Updated last year
- ☆15Dec 9, 2025Updated 8 months ago
- RTL implementation of a performance/area optimized bfloat16 adder and multiplication.☆34Mar 28, 2026Updated 4 months ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 4 years ago
- library to control Palazzetti (Fumis) Stove☆12May 26, 2026Updated 2 months ago
- ☆20Mar 3, 2026Updated 5 months ago
- ☆21Jun 12, 2024Updated 2 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Aug 3, 2026Updated 2 weeks ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- Kami based processor implementations and specifications☆23Jun 8, 2020Updated 6 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆31Jun 23, 2025Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week