TYOD-SOC / RISCV-AcceleratorLinks
☆36Updated 6 years ago
Alternatives and similar repositories for RISCV-Accelerator
Users that are interested in RISCV-Accelerator are comparing it to the libraries listed below
Sorting:
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- ☆64Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- ☆37Updated last year
- ☆42Updated 3 years ago
- ☆51Updated 6 years ago
- ☆55Updated 2 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆24Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- HYF's high quality verilog codes☆13Updated 6 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- ☆86Updated last month
- ☆66Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆37Updated 8 years ago
- FFT generator using Chisel☆60Updated 3 years ago
- ☆29Updated 4 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆49Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆121Updated 2 years ago
- commit rtl and build cosim env☆15Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆31Updated 3 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- ☆22Updated 2 years ago