TYOD-SOC / RISCV-AcceleratorLinks
☆36Updated 6 years ago
Alternatives and similar repositories for RISCV-Accelerator
Users that are interested in RISCV-Accelerator are comparing it to the libraries listed below
Sorting:
- systemc建模相关☆27Updated 11 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- ☆38Updated last year
- ☆29Updated 5 years ago
- ☆64Updated 2 years ago
- ☆53Updated 6 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 8 years ago
- ☆22Updated 2 years ago
- ☆31Updated 5 months ago
- ☆66Updated 3 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆65Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- ☆42Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- HYF's high quality verilog codes☆15Updated 8 months ago
- ☆18Updated 2 years ago
- ☆86Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- ☆34Updated 6 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- Pure digital components of a UCIe controller☆67Updated last month
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆60Updated 2 years ago