TYOD-SOC / RISCV-AcceleratorLinks
☆37Updated 6 years ago
Alternatives and similar repositories for RISCV-Accelerator
Users that are interested in RISCV-Accelerator are comparing it to the libraries listed below
Sorting:
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 9 years ago
- ☆56Updated 6 years ago
- ☆39Updated last year
- Implement a bitonic sorting network on FPGA☆46Updated 3 years ago
- ☆29Updated 5 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- FFT generator using Chisel☆62Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated last year
- ☆44Updated 3 years ago
- ☆64Updated 3 years ago
- The Ultra-Low Power RISC Core☆15Updated 5 years ago
- ☆30Updated 7 months ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆52Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆65Updated 3 years ago
- ☆88Updated 3 weeks ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- systemc建模相关☆27Updated 11 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- HYF's high quality verilog codes☆15Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆64Updated 3 years ago
- Pure digital components of a UCIe controller☆74Updated 2 weeks ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆37Updated 6 years ago
- Run rocket-chip on FPGA☆76Updated this week