☆37Nov 11, 2018Updated 7 years ago
Alternatives and similar repositories for RISCV-Accelerator
Users that are interested in RISCV-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- ☆22Oct 24, 2020Updated 6 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)☆15Sep 5, 2019Updated 7 years ago
- eyeriss-chisel3☆41May 2, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆10Jan 9, 2023Updated 3 years ago
- ☆16Dec 4, 2021Updated 4 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- ☆16Apr 21, 2019Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 12 years ago
- RADIX-4 SRT division☆13Oct 31, 2019Updated 7 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Nov 2, 2022Updated 4 years ago
- 🎞️ NoC router in Verilog with FIFO☆15Sep 1, 2022Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆225Jan 23, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 8 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- A Circuit Design Frontend based on Python☆26Sep 20, 2026Updated last month
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 7 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆78May 24, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆38Jun 3, 2024Updated 2 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆10Oct 8, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆39Oct 27, 2026Updated last week
- Bluetooth Low Energy Baseband☆15Dec 5, 2018Updated 7 years ago
- Chisel Things for OFDM☆33Jul 1, 2020Updated 6 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago
- ☆12Sep 18, 2024Updated 2 years ago
- Devotes to open source FPGA☆28May 9, 2020Updated 6 years ago
- Models of finite automata (DFA, NFA) with support of common operations and easily readable creation of objects☆14Feb 4, 2019Updated 7 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Introduction to Computer Systems (II), Spring 2021☆52Jul 3, 2021Updated 5 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- [DATE'2025, TCAD'2025] Terafly : A Multi-Node FPGA Based Accelerator Design for Efficient Cooperative Inference in LLMs☆42Nov 13, 2025Updated 11 months ago
- Ventus GPGPU ISA Simulator Based on Spike☆56Oct 13, 2026Updated 3 weeks ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 7 years ago