TYOD-SOC / RISCV-AcceleratorLinks
☆37Updated 7 years ago
Alternatives and similar repositories for RISCV-Accelerator
Users that are interested in RISCV-Accelerator are comparing it to the libraries listed below
Sorting:
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆44Updated 2 years ago
- ☆57Updated 6 years ago
- Implement a bitonic sorting network on FPGA☆46Updated 4 years ago
- ☆30Updated 8 months ago
- ☆64Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆51Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆31Updated 5 years ago
- ☆66Updated 3 years ago
- systemc建模相关☆27Updated 11 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆46Updated 3 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Updated 9 years ago
- ☆39Updated last year
- ☆89Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆113Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Open IP in Hardware Description Language.☆28Updated 2 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆146Updated last year
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆127Updated 3 years ago
- ☆66Updated 3 years ago
- ☆19Updated 2 years ago
- XiangShan Frontend Develop Environment☆68Updated 2 weeks ago