jens-na / VexRiscv-CCOPIView external linksLinks
Custom Coprocessor Interface for VexRiscv
☆10Sep 19, 2018Updated 7 years ago
Alternatives and similar repositories for VexRiscv-CCOPI
Users that are interested in VexRiscv-CCOPI are comparing it to the libraries listed below
Sorting:
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Apr 23, 2021Updated 4 years ago
- ☆24May 6, 2023Updated 2 years ago
- A custom titlebar for Electron using React☆11Feb 3, 2023Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 9 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- R in medical imaging☆15Feb 26, 2018Updated 7 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- 😂 Predicts an emoji based on sentiment & semantic analyses for a test dataset based on a training dataset of tweets.☆10Mar 17, 2017Updated 8 years ago
- OpenState-based fault resilient SDN pipeline design with programmable failure detection and recovery☆12Dec 9, 2015Updated 10 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated last month
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of…☆11Jul 19, 2018Updated 7 years ago
- Data Flow Matrix Machines. Generalization of recurrent neural networks.☆15Dec 24, 2024Updated last year
- ☆14Dec 27, 2024Updated last year
- ☆11Jan 21, 2019Updated 7 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 7 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- Testing Ibex build using Yosys and open source toolchains.☆11Oct 2, 2021Updated 4 years ago
- ☆11May 5, 2015Updated 10 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆13Nov 12, 2025Updated 3 months ago
- Post-Silicon Validation Tool based on REVERSI☆12Dec 10, 2025Updated 2 months ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- Alliance VLSI CAD Tools (LIP6)☆19Dec 11, 2025Updated 2 months ago
- ☆16Sep 12, 2025Updated 5 months ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- Home of the open-source EDA course.☆53Jun 12, 2025Updated 8 months ago
- ZeroMQ MDP 0.2 (Majordomo) implementation in Python☆10Mar 9, 2021Updated 4 years ago