jens-na / VexRiscv-CCOPI
Custom Coprocessor Interface for VexRiscv
☆10Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for VexRiscv-CCOPI
- ☆20Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated last week
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Python Tool for UVM Testbench Generation☆49Updated 5 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆26Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆40Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆43Updated 3 years ago
- YosysHQ SVA AXI Properties☆31Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆18Updated 9 years ago
- ☆25Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 7 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- CORE-V MCU UVM Environment and Test Bench☆17Updated 3 months ago
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 6 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- ☆46Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆12Updated 8 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆29Updated 3 years ago
- ☆16Updated 5 years ago