thiemchu / rvcorepView external linksLinks
☆10Jun 9, 2022Updated 3 years ago
Alternatives and similar repositories for rvcorep
Users that are interested in rvcorep are comparing it to the libraries listed below
Sorting:
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated last year
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- This is the CORE-V MCU DevKit project, hosting the open-source artifacts for the CORE-V MCU Development Kit.☆18Jan 31, 2024Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 3 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆79Dec 1, 2022Updated 3 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- A Verilog implementation of a processor cache.☆36Dec 29, 2017Updated 8 years ago
- RISC-V RV32IMAFC Core for MCU☆42Feb 1, 2025Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- sram/rram/mram.. compiler☆46Sep 11, 2023Updated 2 years ago
- DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM☆37Oct 23, 2019Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- ☆87Jan 30, 2026Updated 2 weeks ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- build and package Inkscape on macOS☆10Dec 11, 2025Updated 2 months ago
- ☆19Updated this week
- ☆12Feb 15, 2024Updated last year
- Verification of an Asynchronous FIFO using UVM & SVA☆12Jun 26, 2025Updated 7 months ago
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆11Jul 29, 2020Updated 5 years ago
- Implementation of Tagged Memory security policies into Rocket Core☆10Nov 8, 2016Updated 9 years ago
- Small tweaks of standart Adwaita theme for my desktop (based on adw-mod currently).☆11Jun 15, 2024Updated last year
- ☆110Oct 19, 2018Updated 7 years ago
- SystemVerilog Development Environment☆54Sep 9, 2021Updated 4 years ago
- A wrapper around Minecraft Raspberry Pi to get it working on Novena☆10Sep 25, 2013Updated 12 years ago
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 7 years ago
- Automatically add pam_tid.so at each startup☆13Dec 14, 2021Updated 4 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆14Mar 25, 2024Updated last year
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- Scala SBT (Giter8) Template (Multi-Module with App)☆10Dec 23, 2016Updated 9 years ago