jbush001 / NyuziToolchainLinks
Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
☆63Updated 2 years ago
Alternatives and similar repositories for NyuziToolchain
Users that are interested in NyuziToolchain are comparing it to the libraries listed below
Sorting:
- Documentation for the BOOM processor☆47Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- The Shang high-level synthesis framework☆119Updated 11 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- FGPU is a soft GPU architecture general purpose computing☆57Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆101Updated 6 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- SoCRocket - Core Repository☆37Updated 8 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆32Updated 10 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆74Updated 6 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- The OpenRISC 1000 architectural simulator☆74Updated last month
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 12 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- Core description files for FuseSoC☆124Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- ☆87Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆39Updated 6 months ago