jbush001 / NyuziToolchainLinks
Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture
☆64Updated 2 years ago
Alternatives and similar repositories for NyuziToolchain
Users that are interested in NyuziToolchain are comparing it to the libraries listed below
Sorting:
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Documentation for the BOOM processor☆47Updated 8 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆34Updated 10 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 13 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆145Updated 2 weeks ago
- A Tiny Processor Core☆110Updated last month
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- Yet Another RISC-V Implementation☆97Updated 11 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- ☆50Updated 3 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆125Updated 4 years ago
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Python-based hardware modeling framework☆243Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…☆148Updated 9 years ago