meton-robean / deca
RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)
☆13Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for deca
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- ☆21Updated 4 years ago
- ☆22Updated last month
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- eyeriss-chisel3☆39Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- ☆42Updated 5 years ago
- ☆22Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆17Updated 11 months ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆12Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- all kind of notes, I maybe sort this in the future☆9Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated this week
- ☆8Updated last year
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆32Updated 5 years ago
- ☆18Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 3 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- This is Max's blog, something interesting in it.☆13Updated last year