meton-robean / decaLinks
RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)
☆15Updated 6 years ago
Alternatives and similar repositories for deca
Users that are interested in deca are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆42Updated 9 months ago
- ☆49Updated 6 years ago
- ☆22Updated 5 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆47Updated 7 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆33Updated 2 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆84Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated 2 weeks ago
- ☆108Updated last year
- eyeriss-chisel3☆40Updated 3 years ago
- ☆38Updated 2 months ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆78Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated 3 weeks ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- ☆57Updated 6 years ago
- ☆72Updated 2 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- ☆39Updated this week
- cycle accurate Network-on-Chip Simulator☆31Updated last week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 6 months ago