meton-robean / decaLinks
RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)
☆15Updated 5 years ago
Alternatives and similar repositories for deca
Users that are interested in deca are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- ☆30Updated 2 months ago
- ☆21Updated 4 years ago
- ☆28Updated last week
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆35Updated 4 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆40Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆44Updated 5 years ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- An almost empty chisel project as a starting point for hardware design☆31Updated 4 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- RISC-V Integrated Matrix Development Repository☆15Updated 8 months ago
- ☆33Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆28Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Spike with a coherence supported cache model☆13Updated 10 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆41Updated 4 months ago
- ☆49Updated 6 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- ☆21Updated 2 months ago