meton-robean / deca
RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)
☆15Updated 5 years ago
Alternatives and similar repositories for deca
Users that are interested in deca are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆52Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆26Updated 2 weeks ago
- ☆30Updated last month
- ☆26Updated 9 months ago
- eyeriss-chisel3☆40Updated 3 years ago
- ☆44Updated 5 years ago
- ☆21Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆35Updated 4 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 4 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆15Updated 10 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆39Updated last year
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆20Updated 3 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆43Updated last month
- ☆48Updated 6 years ago