meton-robean / decaLinks
RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)
☆15Updated 6 years ago
Alternatives and similar repositories for deca
Users that are interested in deca are comparing it to the libraries listed below
Sorting:
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Updated 5 years ago
- ☆22Updated 4 years ago
- ☆35Updated 5 months ago
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆29Updated this week
- ☆46Updated 5 years ago
- ☆34Updated 4 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- ☆49Updated 5 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆42Updated 8 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆48Updated last month
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆66Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆66Updated 6 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- course design☆22Updated 7 years ago
- ☆97Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆46Updated last week
- Public release☆56Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆112Updated 7 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆38Updated 3 months ago