meton-robean / deca
RocketChip RoCC Accelerator template (Risc-V, Chisel )(加速器开发项目框架)
☆13Updated 5 years ago
Alternatives and similar repositories for deca:
Users that are interested in deca are comparing it to the libraries listed below
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- ☆21Updated 4 years ago
- Learn NVDLA by SOMNIA☆33Updated 5 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆29Updated 6 months ago
- ☆42Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆11Updated 4 months ago
- ☆20Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- ☆35Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆22Updated 11 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- An almost empty chisel project as a starting point for hardware design☆30Updated 2 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 2 months ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆8Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆42Updated last month
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆38Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆12Updated 3 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆97Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 3 weeks ago
- ☆32Updated last week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year