OpenSoC Fabric - A Network-On-Chip Generator
☆176Jun 18, 2020Updated 5 years ago
Alternatives and similar repositories for OpenSoCFabric
Users that are interested in OpenSoCFabric are comparing it to the libraries listed below
Sorting:
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- ☆82Oct 25, 2014Updated 11 years ago
- Network on Chip Simulator☆305Oct 26, 2025Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 4 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- UVM testbench for verifying the Pulpino SoC☆12Mar 23, 2020Updated 5 years ago
- BookSim 2.0☆404Jun 24, 2024Updated last year
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- The OpenPiton Platform☆772Feb 25, 2026Updated last week
- ☆20Mar 1, 2021Updated 5 years ago
- A Fast, Low-Overhead On-chip Network☆269Updated this week
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago