LBL-CoDEx / OpenSoCFabricLinks
OpenSoC Fabric - A Network-On-Chip Generator
☆167Updated 4 years ago
Alternatives and similar repositories for OpenSoCFabric
Users that are interested in OpenSoCFabric are comparing it to the libraries listed below
Sorting:
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Verilog Configurable Cache☆178Updated 6 months ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel components for FPGA projects☆124Updated last year
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- ☆326Updated 8 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆87Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Main page☆126Updated 5 years ago
- Bluespec BSV HLHDL tutorial☆104Updated 9 years ago