jbush001 / ChiselGPU
Experiments with fixed function renderers and Chisel HDL
☆59Updated 5 years ago
Alternatives and similar repositories for ChiselGPU:
Users that are interested in ChiselGPU are comparing it to the libraries listed below
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Yet Another RISC-V Implementation☆86Updated 4 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- ☆36Updated 2 years ago
- 64-bit multicore Linux-capable RISC-V processor☆84Updated 4 months ago
- An open-source custom cache generator.☆30Updated 10 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆82Updated 3 years ago
- ☆59Updated 3 years ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆69Updated 5 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆36Updated 3 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆72Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- The multi-core cluster of a PULP system.☆68Updated last week
- The specification for the FIRRTL language☆51Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆73Updated last month
- AXI Adapter(s) for RISC-V Atomic Operations☆60Updated 5 months ago
- ☆33Updated 2 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆26Updated 11 years ago
- RISC-V GPGPU☆34Updated 4 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆86Updated 5 years ago
- Another tiny RISC-V implementation☆54Updated 3 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- Simple runtime for Pulp platforms☆40Updated this week