Experiments with fixed function renderers and Chisel HDL
☆60Mar 31, 2019Updated 6 years ago
Alternatives and similar repositories for ChiselGPU
Users that are interested in ChiselGPU are comparing it to the libraries listed below
Sorting:
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 6 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Updated this week
- HDMI core in Chisel HDL☆53Mar 8, 2024Updated last year
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- Hardware Description Language Translator☆17Jan 27, 2026Updated last month
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- The BERI and CHERI processor and hardware platform☆50Mar 27, 2017Updated 8 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Feb 10, 2026Updated 2 weeks ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆153Jan 8, 2026Updated last month
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 10 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Dec 4, 2022Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week