jbush001 / ChiselGPULinks
Experiments with fixed function renderers and Chisel HDL
☆59Updated 6 years ago
Alternatives and similar repositories for ChiselGPU
Users that are interested in ChiselGPU are comparing it to the libraries listed below
Sorting:
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆64Updated 8 months ago
- 64-bit multicore Linux-capable RISC-V processor☆93Updated 3 months ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆40Updated 4 years ago
- Lipsi: Probably the Smallest Processor in the World☆86Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- FGPU is a soft GPU architecture general purpose computing☆59Updated 4 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- ☆105Updated 2 months ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- ☆27Updated 5 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆45Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- Dual-issue RV64IM processor for fun & learning☆63Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆80Updated 4 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Naive Educational RISC V processor☆85Updated 2 weeks ago
- OmniXtend cache coherence protocol☆82Updated last month