UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
☆121Feb 10, 2021Updated 5 years ago
Alternatives and similar repositories for esp-llvm
Users that are interested in esp-llvm are comparing it to the libraries listed below
Sorting:
- ☆27Apr 12, 2019Updated 6 years ago
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆277Jul 26, 2024Updated last year
- QEMU with RISC-V (RV64G, RV32G) Emulation Support☆388Apr 12, 2019Updated 6 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Oct 2, 2019Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- gcc+newlib and gcc+glibc toolchains☆17Apr 12, 2019Updated 6 years ago
- GPU Debugging SDK for ROCm☆10Mar 21, 2019Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Feb 22, 2018Updated 8 years ago
- DejaGnu RISC-V port☆14May 23, 2022Updated 3 years ago
- ☆19Jun 3, 2020Updated 5 years ago
- RISC-V Linux Port☆607Apr 12, 2019Updated 6 years ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆356Aug 25, 2020Updated 5 years ago
- resurrected LLVM "C Backend", with improvements☆17Mar 1, 2017Updated 9 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Apr 24, 2019Updated 6 years ago
- ☆373May 22, 2023Updated 2 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,178Dec 22, 2022Updated 3 years ago
- RISC-V Frontend Server☆64Mar 31, 2019Updated 6 years ago
- Support for Rocket Chip on Zynq FPGAs☆416Jan 29, 2019Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- Python program that uses the BG7 network analyser☆11Sep 30, 2023Updated 2 years ago
- Port of the Yocto Project to the RISC-V ISA☆60Jan 10, 2019Updated 7 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- WebCL conformance tests☆20Feb 9, 2018Updated 8 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- （从Google Code迁移过来的）这是我们的学生作业，一个简单的PL/0编译器，不过，编译只到中间代码为止，这是因为我们的汇编水平还没有到达能编写完整应用 程序的水平。所以，仅仅是将PL/0代码编译成中间代码——一种很像汇编的四元式，然后请使用Interpreter解释运…☆10Mar 13, 2015Updated 10 years ago
- This repository contains the HSA Runtime source code, released primarily for user reference and experimentation purposes.☆17Aug 20, 2016Updated 9 years ago
- A RISC-V ISA simulator written in Rust☆12Jan 7, 2017Updated 9 years ago
- ☆11Feb 19, 2020Updated 6 years ago
- WebCL clang Dev☆14Sep 9, 2013Updated 12 years ago
- A PyTorch native platform for training generative AI models☆15Nov 18, 2025Updated 3 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Archived obsolete python wrappers for NI Vision (nivision)☆11Sep 11, 2019Updated 6 years ago
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Codeplay's tutorial LLDB-MSP430 - as presented at the 2016 EuroLLVM Developers' Meeting in Barcelona.☆11Mar 15, 2016Updated 9 years ago
- PCB files for Adafruit MAX4466 Electret Mic Amplifier☆12May 17, 2019Updated 6 years ago
- Custom Coprocessor Interface for VexRiscv☆10Sep 19, 2018Updated 7 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago