Chisel implementation of AES
☆24Mar 27, 2020Updated 5 years ago
Alternatives and similar repositories for chisel-aes
Users that are interested in chisel-aes are comparing it to the libraries listed below
Sorting:
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 5 years ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- ☆18Jul 9, 2025Updated 7 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Apr 24, 2022Updated 3 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆27Nov 3, 2020Updated 5 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- compiling DSLs to high-level hardware instructions☆23Nov 8, 2022Updated 3 years ago
- HDMI core in Chisel HDL☆53Mar 8, 2024Updated last year
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆30Jul 18, 2019Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 5 months ago
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- A libgloss replacement for RISC-V that supports HTIF☆43May 3, 2024Updated last year
- An executable specification of the RISCV ISA in L3.☆42Mar 1, 2019Updated 7 years ago
- Microarchitecture diagrams of several CPUs☆46Feb 13, 2026Updated 2 weeks ago
- PPT for Fine tuning☆11Apr 22, 2018Updated 7 years ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- ☆12Mar 13, 2025Updated 11 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Latest KiCad installed inside a docker container from ppa:js-reynaud/ppa-kicad☆10Mar 23, 2015Updated 10 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Nix flake for openXC7☆46Apr 3, 2025Updated 11 months ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- ☆10Oct 18, 2024Updated last year