Chisel implementation of AES
☆24Mar 27, 2020Updated 6 years ago
Alternatives and similar repositories for chisel-aes
Users that are interested in chisel-aes are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- A Z80 CPU implemented in Chisel.☆11Sep 20, 2020Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated last month
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDMI core in Chisel HDL☆55Mar 8, 2024Updated 2 years ago
- ☆11Jul 1, 2025Updated last year
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆19Jul 9, 2025Updated last year
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆33Jul 28, 2020Updated 6 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- (System)Verilog to Chisel translator☆125May 20, 2022Updated 4 years ago
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆13Aug 8, 2017Updated 9 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 12 years ago
- NanoRV32 -- A small RV32I[MC] core capable of running RTOS☆14Nov 18, 2022Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- ☆10Oct 15, 2021Updated 5 years ago
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆28Nov 3, 2020Updated 5 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- Experiments with fixed function renderers and ChiselHDL☆61Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Tiny framework for solving constraint satisfaction problems (CSP) with discrete and finite domains. This is a Scala-based port of the ori…☆11May 13, 2016Updated 10 years ago
- ☆10Oct 8, 2021Updated 5 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆71Sep 17, 2021Updated 5 years ago
- 🧊 A Elbereth Gilthoniel / silivren penna míriel! 🌟☆18Jun 25, 2022Updated 4 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 9 years ago
- The Ultra-Low Power RISC Core☆15May 5, 2020Updated 6 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 5 years ago