yaozhaosh / chisel-aesLinks
Chisel implementation of AES
☆23Updated 5 years ago
Alternatives and similar repositories for chisel-aes
Users that are interested in chisel-aes are comparing it to the libraries listed below
Sorting:
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- ☆33Updated 2 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- ☆39Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- ☆20Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Pure digital components of a UCIe controller☆63Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- ☆81Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆17Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆27Updated 7 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆30Updated 5 months ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- scratchip is a framework that can help to build your Chisel and Verilog/Systemverilog project easier.☆15Updated 2 years ago
- (System)Verilog to Chisel translator☆114Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week