yaozhaosh / chisel-aes
Chisel implementation of AES
☆23Updated 4 years ago
Alternatives and similar repositories for chisel-aes:
Users that are interested in chisel-aes are comparing it to the libraries listed below
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- ☆32Updated last month
- ☆20Updated 5 years ago
- ☆21Updated 4 years ago
- ☆78Updated last year
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆59Updated last year
- Tests for example Rocket Custom Coprocessors☆72Updated 5 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- educational microarchitectures for risc-v isa☆66Updated 6 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆74Updated 9 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago
- A dynamic verification library for Chisel.☆146Updated 4 months ago
- ☆18Updated last week
- (System)Verilog to Chisel translator☆111Updated 2 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆53Updated last year
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 8 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- A prototype GUI for chisel-development☆52Updated 4 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆36Updated 4 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated 11 months ago
- ☆53Updated 4 years ago
- ☆27Updated 3 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- Chisel Cheatsheet☆33Updated last year
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆29Updated 5 years ago