DreamCloud-Project / McSim-Cycle-accurate-NoC
Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆10Updated 6 years ago
Alternatives and similar repositories for McSim-Cycle-accurate-NoC:
Users that are interested in McSim-Cycle-accurate-NoC are comparing it to the libraries listed below
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 3 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- DASS HLS Compiler☆27Updated last year
- ☆24Updated 5 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆18Updated 4 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- FPU Generator☆20Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 10 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- Ratatoskr NoC Simulator☆23Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago