DreamCloud-Project / McSim-Cycle-accurate-NoC
Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆11Updated 7 years ago
Alternatives and similar repositories for McSim-Cycle-accurate-NoC:
Users that are interested in McSim-Cycle-accurate-NoC are comparing it to the libraries listed below
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- DASS HLS Compiler☆29Updated last year
- ☆26Updated 7 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆32Updated last month
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆26Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆24Updated this week
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- ☆15Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Public release☆50Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 2 weeks ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆31Updated 3 months ago
- C++17 implementation of an AST for Verilog code generation☆24Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago