Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆11Feb 22, 2018Updated 8 years ago
Alternatives and similar repositories for McSim-Cycle-accurate-NoC
Users that are interested in McSim-Cycle-accurate-NoC are comparing it to the libraries listed below
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 9 years ago
- Automatically exported from code.google.com/p/tpzsimul☆14Jul 7, 2015Updated 10 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆13Aug 9, 2019Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Feb 6, 2023Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 6 years ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated last year
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- This shows a simple ARM bare-metal software implementation for gem5☆19Sep 26, 2021Updated 4 years ago
- Network on Chip for MPSoC☆28Feb 28, 2026Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Feb 13, 2025Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Sep 30, 2019Updated 6 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- Network on Chip Simulator☆305Oct 26, 2025Updated 4 months ago
- --DEPRECATED--. Use other top level repository under IntellectualHeaven.☆42Jan 30, 2015Updated 11 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- ☆10Sep 10, 2025Updated 5 months ago
- A formalization of the RVWMO (RISC-V) memory model☆36Jun 23, 2022Updated 3 years ago
- VLSI VS1053b DSP Audio Processor Example Projects and Resources☆11Jan 17, 2018Updated 8 years ago
- 基于论文《Do Industries Explain Momentum》对行业动量策略在A股市场的有效性进行探究☆11Jul 19, 2019Updated 6 years ago
- General purpose RF IQ modulator using VGA graphics DAC☆11May 16, 2016Updated 9 years ago
- ☆20May 8, 2012Updated 13 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- SoCRocket - Core Repository☆38Mar 6, 2017Updated 9 years ago
- An NVMe Device Simulation Library.☆52Aug 4, 2022Updated 3 years ago
- A list of our chiplet simulaters☆48Jun 22, 2025Updated 8 months ago
- coursier CLI launchers☆14Jan 7, 2026Updated 2 months ago
- Windows Server 2K3 NT 5☆12Apr 17, 2021Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- ☆11Nov 24, 2020Updated 5 years ago
- My WIP bin, various interesting open-source work in progress☆11Aug 2, 2021Updated 4 years ago
- OpenState-based fault resilient SDN pipeline design with programmable failure detection and recovery☆12Dec 9, 2015Updated 10 years ago
- parmetis 4.0.3☆10Jul 17, 2016Updated 9 years ago
- ☆11Jun 11, 2021Updated 4 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- 股票交易提醒，当股价到达设定值时通过微信告诉用户☆11Oct 16, 2020Updated 5 years ago