DreamCloud-Project / McSim-Cycle-accurate-NoC
Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆11Updated 7 years ago
Alternatives and similar repositories for McSim-Cycle-accurate-NoC:
Users that are interested in McSim-Cycle-accurate-NoC are comparing it to the libraries listed below
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- ☆24Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- FPU Generator☆20Updated 3 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- ☆26Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- The RTL source for AnyCore RISC-V☆31Updated 2 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- DASS HLS Compiler☆28Updated last year
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- Public release☆49Updated 5 years ago
- Algorithmic C Machine Learning Library☆22Updated 2 months ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆28Updated this week
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago