DreamCloud-Project / McSim-Cycle-accurate-NoC
Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆10Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for McSim-Cycle-accurate-NoC
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆22Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆49Updated 4 years ago
- SoCRocket - Core Repository☆33Updated 7 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- ☆22Updated 5 years ago
- Documentation for the entire CGRAFlow☆18Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- Public release☆46Updated 5 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆12Updated 4 years ago
- A parallel and distributed simulator for thousand-core chips☆22Updated 6 years ago
- ☆20Updated last year