DreamCloud-Project / McSim-Cycle-accurate-NoCLinks
Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆11Updated 7 years ago
Alternatives and similar repositories for McSim-Cycle-accurate-NoC
Users that are interested in McSim-Cycle-accurate-NoC are comparing it to the libraries listed below
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆13Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- ☆27Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- ☆13Updated last week
- FPU Generator☆20Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Public release☆51Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 3 months ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆10Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Network on Chip for MPSoC☆26Updated last week