DreamCloud-Project / McSim-Cycle-accurate-NoCLinks
Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆11Updated 7 years ago
Alternatives and similar repositories for McSim-Cycle-accurate-NoC
Users that are interested in McSim-Cycle-accurate-NoC are comparing it to the libraries listed below
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Public release☆53Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The official NaplesPU hardware code repository☆17Updated 5 years ago
- ☆27Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆57Updated 2 weeks ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- FPU Generator☆20Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 4 months ago
- ☆26Updated last year
- LIS Network-on-Chip Implementation☆30Updated 8 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆13Updated 4 years ago
- Network on Chip for MPSoC☆26Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago