DreamCloud-Project / McSim-Cycle-accurate-NoC
Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆11Updated 7 years ago
Alternatives and similar repositories for McSim-Cycle-accurate-NoC
Users that are interested in McSim-Cycle-accurate-NoC are comparing it to the libraries listed below
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆25Updated 2 years ago
- FPU Generator☆20Updated 3 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Ratatoskr NoC Simulator☆25Updated 4 years ago
- Automatically exported from code.google.com/p/tpzsimul☆13Updated 9 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Network on Chip for MPSoC☆26Updated last week
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆27Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- ☆12Updated 8 months ago
- Public release☆51Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- The official NaplesPU hardware code repository☆16Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- ☆13Updated 2 months ago
- Archives of SystemC from The Ground Up Book Exercises☆30Updated 2 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 2 months ago