DreamCloud-Project / McSim-Cycle-accurate-NoCLinks
Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level
☆11Updated 7 years ago
Alternatives and similar repositories for McSim-Cycle-accurate-NoC
Users that are interested in McSim-Cycle-accurate-NoC are comparing it to the libraries listed below
Sorting:
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 9 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 11 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 2 weeks ago
- Project repo for the POSH on-chip network generator☆52Updated 7 months ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 9 months ago
- Public release☆57Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆27Updated 6 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- The RTL source for AnyCore RISC-V☆33Updated 3 years ago
- Network on Chip for MPSoC☆28Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- A parallel and distributed simulator for thousand-core chips☆26Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆19Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- LIS Network-on-Chip Implementation☆32Updated 9 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Updated 6 years ago
- Archives of SystemC from The Ground Up Book Exercises☆33Updated 3 years ago
- ☆67Updated 4 years ago
- Virtio implementation in SystemVerilog☆47Updated 7 years ago