VexRiscv reference platforms for the pqriscv project
☆16Mar 9, 2024Updated 2 years ago
Alternatives and similar repositories for pqriscv-vexriscv
Users that are interested in pqriscv-vexriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Sep 6, 2023Updated 2 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 4 months ago
- ☆12Jun 9, 2022Updated 4 years ago
- This is the repository for the first-order masked Kyber on ARM Cortex-M4☆19Nov 2, 2023Updated 2 years ago
- Repository for the current status of the LESS submission☆13May 20, 2026Updated 3 weeks ago
- ☆10Apr 8, 2021Updated 5 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- A reimplementation of a tiny stack CPU☆89Dec 8, 2023Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware implementation of Saber☆10Jul 14, 2020Updated 5 years ago
- Short proof-of-concepts for STM32 boards using a very minimal interface☆18Jan 29, 2018Updated 8 years ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- processor for post-quantum cryptography☆17Apr 17, 2020Updated 6 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- ☆61Jul 11, 2025Updated 11 months ago
- ☆24May 6, 2023Updated 3 years ago
- Elements Software Development Kit☆13Jan 8, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆62May 28, 2026Updated 3 weeks ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- RISCV lock-step checker based on Spike☆14Mar 6, 2026Updated 3 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Saber and NTRU on M4 and AVX2☆19Jan 15, 2022Updated 4 years ago
- End-to-End Open-Source I2C GPIO Expander☆44Mar 22, 2026Updated 2 months ago
- ☆18Jul 9, 2025Updated 11 months ago
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- ☆13Feb 8, 2022Updated 4 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated last month