VexRiscv reference platforms for the pqriscv project
☆16Mar 9, 2024Updated 2 years ago
Alternatives and similar repositories for pqriscv-vexriscv
Users that are interested in pqriscv-vexriscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Sep 6, 2023Updated 3 years ago
- ☆19Aug 27, 2022Updated 4 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆13Jun 9, 2022Updated 4 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆56Feb 2, 2026Updated 8 months ago
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- RISC-V processor☆32May 26, 2022Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A reimplementation of a tiny stack CPU☆90Dec 8, 2023Updated 2 years ago
- Repository for the current status of the LESS submission☆12Jul 15, 2026Updated 3 months ago
- Hardware implementation of Saber☆10Jul 14, 2020Updated 6 years ago
- This is the repository for the first-order masked Kyber on ARM Cortex-M4☆23Nov 2, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- Short proof-of-concepts for STM32 boards using a very minimal interface☆18Jan 29, 2018Updated 8 years ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- ☆14Mar 20, 2025Updated last year
- ☆24May 6, 2023Updated 3 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 6 years ago
- processor for post-quantum cryptography☆18Apr 17, 2020Updated 6 years ago
- RISCV lock-step checker based on Spike☆16Sep 20, 2026Updated last month
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆64Sep 28, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Elements Software Development Kit☆13Jan 8, 2026Updated 9 months ago
- A programming language for FPGAs.☆19May 5, 2018Updated 8 years ago
- ☆19Jul 9, 2025Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆70Jan 8, 2024Updated 2 years ago
- Saber and NTRU on M4 and AVX2☆20Jan 15, 2022Updated 4 years ago
- ☆65Jul 11, 2025Updated last year
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Open-source, RISC-V-based Hardware Security Module☆12Oct 31, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 5 years ago
- ☆14Feb 8, 2022Updated 4 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 9 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago