mupq / pqriscv-vexriscv
VexRiscv reference platforms for the pqriscv project
☆16Updated last year
Alternatives and similar repositories for pqriscv-vexriscv:
Users that are interested in pqriscv-vexriscv are comparing it to the libraries listed below
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆52Updated last week
- ☆17Updated 2 years ago
- ☆20Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆12Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Reference implementation for the COherent Sampling ring Oscillator based True Random Number Generator.☆13Updated 4 months ago
- A simple AXI4 DMA unit written in SpinalHDL.☆16Updated 5 years ago
- ☆10Updated 2 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Verilog Hardware Design of Ascon☆21Updated this week
- RISC-V soft-core PEs for TaPaSCo☆18Updated 10 months ago
- Chisel implementation of AES☆23Updated 5 years ago
- Custom Coprocessor Interface for VexRiscv☆9Updated 6 years ago
- SHA3 (KECCAK)☆18Updated 10 years ago
- Docker Development Environment for SpinalHDL☆19Updated 8 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 6 months ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆14Updated this week
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 9 months ago
- ☆11Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 11 months ago
- A list of VHDL codes implementing cryptographic algorithms☆26Updated 3 years ago
- ☆79Updated last year
- Side-channel analysis setup for OpenTitan☆31Updated 3 weeks ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆16Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆18Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year