mupq / pqriscv-vexriscvLinks
VexRiscv reference platforms for the pqriscv project
☆16Updated last year
Alternatives and similar repositories for pqriscv-vexriscv
Users that are interested in pqriscv-vexriscv are comparing it to the libraries listed below
Sorting:
- ☆18Updated 3 years ago
- ☆10Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated 3 weeks ago
- HW Design Collateral for Caliptra RoT IP☆124Updated this week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆34Updated this week
- ☆20Updated 5 years ago
- ☆12Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- Advanced Debug Interface☆14Updated 11 months ago
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆41Updated 2 weeks ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- ☆82Updated last year
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆23Updated 5 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆16Updated last week
- SHA3 (KECCAK)☆18Updated 11 years ago
- Medium Access Control layer of 802.15.4☆13Updated 11 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- ☆13Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 7 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago