Alternatives and similar repositories for pqriscv-vexriscv

Users that are interested in pqriscv-vexriscv are comparing it to the libraries listed below

• mupq / pqriscv

  View on GitHub
  ☆12Sep 6, 2023Updated 2 years ago
• c-thaler / DmaUnit

  View on GitHub
  A simple AXI4 DMA unit written in SpinalHDL.
  ☆18Apr 18, 2020Updated 5 years ago
• ZiCog / sodor-spinal

  View on GitHub
  An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.
  ☆14Jun 5, 2019Updated 6 years ago
• thiemchu / rvcorep

  View on GitHub
  ☆10Jun 9, 2022Updated 3 years ago
• rdolbeau / VexRiscvBPluginGenerator

  View on GitHub
  ☆19Aug 27, 2022Updated 3 years ago
• plex1 / SpinalDev

  View on GitHub
  Docker Development Environment for SpinalHDL
  ☆20Aug 8, 2024Updated last year
• simple-crypto / pqm4_masked

  View on GitHub
  Masked implementations of PQ schemes for the Cortex-M4.
  ☆13Nov 18, 2025Updated 2 months ago
• ucb-bar / barstools

  View on GitHub
  Useful utilities for BAR projects
  ☆32Jan 3, 2024Updated 2 years ago
• antmicro / usb-test-suite-cocotb-usb

  View on GitHub
  ☆10Apr 8, 2021Updated 4 years ago
• ucb-bar / chisel-awl

  View on GitHub
  ☆13Feb 13, 2021Updated 5 years ago
• less-sig / LESS

  View on GitHub
  Repository for the current status of the LESS submission
  ☆14Feb 4, 2026Updated last week
• agra-uni-bremen / microrv32

  View on GitHub
  SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype
  ☆53Feb 2, 2026Updated 2 weeks ago
• bobbl / rudolv

  View on GitHub
  RISC-V processor
  ☆32May 26, 2022Updated 3 years ago
• masked-kyber-m4 / mkm4

  View on GitHub
  This is the repository for the first-order masked Kyber on ARM Cortex-M4
  ☆17Nov 2, 2023Updated 2 years ago
• tinyfpga / yahdl

  View on GitHub
  A programming language for FPGAs.
  ☆20May 5, 2018Updated 7 years ago
• zhemao / riscv-dma

  View on GitHub
  A DMA Controller for RISCV CPUs
  ☆13Aug 10, 2015Updated 10 years ago
• j-marjanovic / chisel-bfm-tester

  View on GitHub
  BFM Tester for Chisel HDL
  ☆14Nov 27, 2021Updated 4 years ago
• sujoyetc / SABER_HW

  View on GitHub
  Hardware implementation of Saber
  ☆10Jul 14, 2020Updated 5 years ago
• joostrijneveld / STM32-getting-started

  View on GitHub
  Short proof-of-concepts for STM32 boards using a very minimal interface
  ☆18Jan 29, 2018Updated 8 years ago
• zhemao / creek

  View on GitHub
  A vector processor implemented in Chisel
  ☆21Aug 3, 2014Updated 11 years ago
• SpinalHDL / CocotbLib

  View on GitHub
  ☆18Jul 9, 2025Updated 7 months ago
• drom / icedrom

  View on GitHub
  FPGA config visualized. demo:
  ☆20Mar 17, 2020Updated 5 years ago
• ucb-bar / OpenSoCFabric

  View on GitHub
  OpenSoC Fabric - A Network-On-Chip Generator
  ☆18Jun 12, 2017Updated 8 years ago
• ieee-ceda-datc / datc-rdf-calibrations

  View on GitHub
  ☆19Oct 28, 2024Updated last year
• cnrv / clone-helpers

  View on GitHub
  Helper scripts used to clone RISC-V related git repos inside China.
  ☆16Sep 17, 2020Updated 5 years ago
• SteffenReith / J1Sc

  View on GitHub
  A reimplementation of a tiny stack CPU
  ☆87Dec 8, 2023Updated 2 years ago
• ucb-art / craft2-chip

  View on GitHub
  Craft 2 top-level repository
  ☆14May 15, 2019Updated 6 years ago
• hdl / symbolator

  View on GitHub
  Generate symbols from HDL components/modules
  ☆22Feb 6, 2023Updated 3 years ago
• fintelia / riscv-decode

  View on GitHub
  Simple library for decoding RISC-V instructions
  ☆24Nov 19, 2025Updated 2 months ago
• cfelton / alt.hdl

  View on GitHub
  Exploration of alternative hardware description languages
  ☆28Mar 9, 2018Updated 7 years ago
• mineda-support / ICPS2023_5

  View on GitHub
  ☆59Jul 11, 2025Updated 7 months ago
• yaozhaosh / chisel-aes

  View on GitHub
  Chisel implementation of AES
  ☆24Mar 27, 2020Updated 5 years ago
• tomverbeure / vexriscv_ocd_blog

  View on GitHub
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆26Feb 21, 2022Updated 3 years ago
• Nic30 / pyDigitalWaveTools

  View on GitHub
  Python library for operations with VCD and other digital wave files
  ☆54Nov 12, 2025Updated 3 months ago
• aesc-silicon / i2c-gpio-expander

  View on GitHub
  End-to-End Open-Source I2C GPIO Expander
  ☆35Updated this week
• proteus-core / proteus

  View on GitHub
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆61Jan 7, 2026Updated last month
• GuzTech / shdl6800

  View on GitHub
  shdl6800: A 6800 processor written in SpinalHDL
  ☆25Jan 12, 2020Updated 6 years ago
• IBM / esp-chisel-accelerators

  View on GitHub
  Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)
  ☆24Feb 1, 2020Updated 6 years ago
• zao111222333 / spinalhdl-online

  View on GitHub
  ☆24May 6, 2023Updated 2 years ago