mupq / pqriscv-vexriscvLinks
VexRiscv reference platforms for the pqriscv project
☆16Updated last year
Alternatives and similar repositories for pqriscv-vexriscv
Users that are interested in pqriscv-vexriscv are comparing it to the libraries listed below
Sorting:
- ☆10Updated 3 years ago
- ☆18Updated 3 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆59Updated this week
- ☆20Updated 5 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- HW Design Collateral for Caliptra RoT IP☆113Updated last week
- ☆80Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 7 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- SCARV: a side-channel hardened RISC-V platform☆22Updated 4 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆22Updated 5 years ago
- Advanced Debug Interface☆14Updated 9 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- ☆12Updated 4 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆17Updated 5 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆50Updated last year
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆37Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Updated 3 years ago
- SILVER - Statistical Independence and Leakage Verification☆14Updated 4 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago