VexRiscv reference platforms for the pqriscv project
☆16Mar 9, 2024Updated 2 years ago
Alternatives and similar repositories for pqriscv-vexriscv
Users that are interested in pqriscv-vexriscv are comparing it to the libraries listed below
Sorting:
- ☆12Sep 6, 2023Updated 2 years ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 5 years ago
- ☆10Jun 9, 2022Updated 3 years ago
- ☆19Aug 27, 2022Updated 3 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- Masked implementations of PQ schemes for the Cortex-M4.☆13Nov 18, 2025Updated 3 months ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- MLKEM implementation optimized for embedded microcontrollers☆27Dec 1, 2025Updated 3 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Repository for the current status of the LESS submission☆13Updated this week
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆53Feb 2, 2026Updated last month
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- This is the repository for the first-order masked Kyber on ARM Cortex-M4☆17Nov 2, 2023Updated 2 years ago
- A programming language for FPGAs.☆20May 5, 2018Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Short proof-of-concepts for STM32 boards using a very minimal interface☆18Jan 29, 2018Updated 8 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 5 years ago
- ☆18Jul 9, 2025Updated 8 months ago
- A vector processor implemented in Chisel☆21Aug 3, 2014Updated 11 years ago
- Hardware implementation of Saber☆10Jul 14, 2020Updated 5 years ago
- ☆19Oct 28, 2024Updated last year
- processor for post-quantum cryptography☆17Apr 17, 2020Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- Craft 2 top-level repository☆14May 15, 2019Updated 6 years ago
- A reimplementation of a tiny stack CPU☆87Dec 8, 2023Updated 2 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆16Sep 17, 2020Updated 5 years ago
- Generate symbols from HDL components/modules☆22Feb 6, 2023Updated 3 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 8 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- Saber and NTRU on M4 and AVX2☆18Jan 15, 2022Updated 4 years ago
- Simple library for decoding RISC-V instructions☆24Nov 19, 2025Updated 3 months ago
- ☆59Jul 11, 2025Updated 7 months ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- End-to-End Open-Source I2C GPIO Expander☆36Feb 27, 2026Updated last week
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated 2 months ago