rob-ng15 / PAWS
PLEASE MOVE TO PAWSv2
☆17Updated 2 years ago
Alternatives and similar repositories for PAWS:
Users that are interested in PAWS are comparing it to the libraries listed below
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆17Updated 2 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 3 years ago
- Bit streams forthe Ulx3s ECP5 device☆16Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆15Updated last year
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- IO expansion board compatible with Digilent Arty A7☆10Updated last year
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 6 months ago
- CRUVI Standard Specifications☆17Updated 8 months ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Cross compile FPGA tools☆22Updated 4 years ago