An example Hardware Processing Engine
☆12Feb 4, 2023Updated 3 years ago
Alternatives and similar repositories for hwpe-mac-engine
Users that are interested in hwpe-mac-engine are comparing it to the libraries listed below
Sorting:
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Jan 17, 2026Updated last month
- ☆13Jan 14, 2021Updated 5 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 10, 2026Updated 2 weeks ago
- Reconfigurable Binary Engine☆17Mar 23, 2021Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Jul 12, 2023Updated 2 years ago
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Feb 10, 2026Updated 2 weeks ago
- Development and simulation framework for Application Specific Vector Processor☆16Mar 8, 2020Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆26Sep 9, 2025Updated 5 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 5 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated last month
- ☆23Mar 15, 2025Updated 11 months ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- Detailed and step by step implementation of RISC-V CPU from scratch using Verilog. This work is part of my academic course EE2003, Introd…☆29May 1, 2021Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- Dweb 2FA Client☆13Feb 16, 2024Updated 2 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 6 years ago
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- SJTU-EI332 计算机组成实验 pipelined cpu☆12Jun 11, 2020Updated 5 years ago
- ☆11Apr 22, 2025Updated 10 months ago
- Thread folding support for mu4e☆13Aug 8, 2022Updated 3 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Feb 11, 2026Updated 2 weeks ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- The ResNet18 and RepVGG model was used for 72 metal oxide gas sensor datasets for 10 gases.☆13Apr 5, 2024Updated last year
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated 3 weeks ago