pulp-platform / hwpe-mac-engineLinks
An example Hardware Processing Engine
☆11Updated 2 years ago
Alternatives and similar repositories for hwpe-mac-engine
Users that are interested in hwpe-mac-engine are comparing it to the libraries listed below
Sorting:
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ☆27Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- ☆37Updated 6 years ago
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- ☆55Updated 6 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆60Updated last year
- ☆30Updated 3 weeks ago
- eyeriss-chisel3☆41Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last month
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- ☆27Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆16Updated 3 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Implementation of a cache memory in verilog☆14Updated 7 years ago
- ☆19Updated last month
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week