pulp-platform / hwpe-mac-engineLinks
An example Hardware Processing Engine
☆12Updated 2 years ago
Alternatives and similar repositories for hwpe-mac-engine
Users that are interested in hwpe-mac-engine are comparing it to the libraries listed below
Sorting:
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated last month
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆28Updated 6 years ago
- NoC based MPSoC☆11Updated 11 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆77Updated last month
- DUTH RISC-V Microprocessor☆23Updated last year
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 9 years ago
- ☆57Updated 6 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Updated 2 years ago
- ☆33Updated last month
- HLS for Networks-on-Chip☆39Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 11 months ago
- ☆40Updated 6 years ago
- Public release☆58Updated 6 years ago
- SRAM☆22Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆25Updated 7 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- Template for project1 TPU☆21Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆32Updated last year
- A repository for SystemC Learning examples☆73Updated 3 years ago
- ☆16Updated 2 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆32Updated last month
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago