DreamCloud-Project / McSim-TLM-NoCLinks
Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level
☆10Updated 8 years ago
Alternatives and similar repositories for McSim-TLM-NoC
Users that are interested in McSim-TLM-NoC are comparing it to the libraries listed below
Sorting:
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated 2 weeks ago
- ☆26Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- ☆27Updated 5 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Updated 7 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Network on Chip for MPSoC☆26Updated 2 months ago
- ☆30Updated 2 weeks ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated this week
- DUTH RISC-V Microprocessor☆20Updated 8 months ago
- Public release☆57Updated 5 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Updated 11 years ago
- ☆29Updated 4 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- Useful UVM extensions☆24Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago