jerry-D / 64-bit-Universal-Floating-Point-ISA-Compute-Engine
RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine
☆22Updated 3 years ago
Alternatives and similar repositories for 64-bit-Universal-Floating-Point-ISA-Compute-Engine:
Users that are interested in 64-bit-Universal-Floating-Point-ISA-Compute-Engine are comparing it to the libraries listed below
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- SRAM☆22Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- sram/rram/mram.. compiler☆33Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆25Updated this week
- APB UVC ported to Verilator☆11Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆26Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- ☆27Updated 3 weeks ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆25Updated 10 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆16Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- ☆55Updated 4 years ago
- CNN accelerator☆28Updated 7 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆27Updated 7 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- Wraps the NVDLA project for Chipyard integration☆20Updated 3 weeks ago