jerry-D / 64-bit-Universal-Floating-Point-ISA-Compute-EngineLinks
RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine
☆22Updated 3 years ago
Alternatives and similar repositories for 64-bit-Universal-Floating-Point-ISA-Compute-Engine
Users that are interested in 64-bit-Universal-Floating-Point-ISA-Compute-Engine are comparing it to the libraries listed below
Sorting:
- SRAM☆22Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆27Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- ☆28Updated 4 years ago
- APB Logic☆18Updated 5 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆29Updated last month
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- APB UVC ported to Verilator☆11Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆14Updated 2 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆23Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- sram/rram/mram.. compiler☆35Updated last year
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆12Updated 5 years ago