jerry-D / 64-bit-Universal-Floating-Point-ISA-Compute-Engine
RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine
☆22Updated 3 years ago
Alternatives and similar repositories for 64-bit-Universal-Floating-Point-ISA-Compute-Engine:
Users that are interested in 64-bit-Universal-Floating-Point-ISA-Compute-Engine are comparing it to the libraries listed below
- SRAM☆21Updated 4 years ago
- YosysHQ SVA AXI Properties☆37Updated 2 years ago
- Reconfigurable Binary Engine☆16Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆26Updated 5 years ago
- ☆19Updated 5 years ago
- APB Logic☆15Updated 3 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- ☆41Updated 6 years ago
- ☆25Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 8 months ago
- Open Source PHY v2☆26Updated 10 months ago
- sram/rram/mram.. compiler☆31Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 3 weeks ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆31Updated 5 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆26Updated 9 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Platform Level Interrupt Controller☆37Updated 10 months ago
- ☆19Updated 10 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆21Updated 6 years ago
- ☆23Updated 3 weeks ago