timurkelin / simsimd
Development and simulation framework for Application Specific Vector Processor
☆13Updated 5 years ago
Alternatives and similar repositories for simsimd:
Users that are interested in simsimd are comparing it to the libraries listed below
- Pulp virtual platform☆23Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated 2 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated last week
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated 2 weeks ago
- ☆22Updated 9 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated 3 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- ☆43Updated 5 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆16Updated 7 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- ☆33Updated 2 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆19Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆64Updated last month
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Updated 7 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆33Updated 4 years ago
- Project repo for the POSH on-chip network generator☆45Updated 2 weeks ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- RISC-V soft-core PEs for TaPaSCo☆18Updated 9 months ago
- ☆31Updated this week
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 2 weeks ago
- CNN accelerator☆28Updated 7 years ago
- SystemVerilog Logger☆17Updated 2 years ago
- ☆12Updated last month