hankshyu / RISC-V_MACLinks
MAC system with IEEE754 compatibility
☆13Updated last year
Alternatives and similar repositories for RISC-V_MAC
Users that are interested in RISC-V_MAC are comparing it to the libraries listed below
Sorting:
- ☆15Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆13Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆16Updated this week
- ☆27Updated 6 years ago
- A scalable Eyeriss model in SystemC.☆30Updated 2 years ago
- ☆13Updated 7 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆16Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 7 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- Template for project1 TPU☆19Updated 4 years ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- ☆10Updated 3 years ago
- NoC based MPSoC☆11Updated 11 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.