MAC system with IEEE754 compatibility
☆14Nov 22, 2023Updated 2 years ago
Alternatives and similar repositories for RISC-V_MAC
Users that are interested in RISC-V_MAC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware task scheduler design☆11Sep 14, 2022Updated 4 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 4 years ago
- Hardware Description Language on FPGA☆12Sep 18, 2023Updated 3 years ago
- 陽明交通大學/台灣大學 修課心得😀☆21Jul 7, 2024Updated 2 years ago
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆22Oct 26, 2025Updated last year
- Present Crypto Engine in Verilog☆13Feb 27, 2016Updated 10 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆180Sep 9, 2024Updated 2 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- NAACL'2021: Non-Parametric Few-Shot Learning for Word Sense Disambiguation☆10Jul 1, 2021Updated 5 years ago
- ☆15Sep 27, 2022Updated 4 years ago
- 🤖Desktop app for RealTime Voice Chat with GPT, Improving your spoken skills. Powered by Whisper. 🐔🐔 基于Qt开发的本地实时gpt语音聊天工具，进行模拟场景对话，支持多语…☆14Jan 11, 2024Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆125Apr 3, 2026Updated 6 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆20Aug 30, 2020Updated 6 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Transforms an image into an ASCII style colored text on your terminal.☆29Jun 22, 2017Updated 9 years ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 7 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆33Jan 26, 2024Updated 2 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- A simple BLIF (berkeley logic interchange format) parser☆11Dec 11, 2023Updated 2 years ago
- FIR implemention with Verilog☆51May 18, 2019Updated 7 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆32Sep 10, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Yonga-MCU is a 32-bit RISCV-IMC instruction set compatible SoC design with peripherals like UART, SPI and I2C☆23Nov 21, 2022Updated 3 years ago
- Data and code for "Nibbling at the Hard Core of Word Sense Disambiguation" (ACL 2022).☆17Mar 25, 2022Updated 4 years ago
- ☆20Oct 23, 2026Updated last week
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated 2 years ago
- OpenBrowser is free local AI coding agent — use your ChatGPT, Claude, or Gemini browser subscription. No API keys. CLI + Chrome extension…☆41Aug 2, 2026Updated 3 months ago
- Implementation of a RISC-V CPU in Verilog.☆21Jun 27, 2026Updated 4 months ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆19Feb 25, 2021Updated 5 years ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆39Oct 25, 2023Updated 3 years ago
- ☆14Nov 12, 2023Updated 2 years ago
- RISC-V assembler/simulator with GUI☆14Jul 31, 2022Updated 4 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 7 years ago
- CORE-V MCU UVM Environment and Test Bench☆29Jul 19, 2024Updated 2 years ago
- Supplementary materials for the talk "A Pragmatic Introduction to Retrieval-Augmented-Generation (RAG)"☆15Apr 28, 2025Updated last year
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago