MAC system with IEEE754 compatibility
☆13Nov 22, 2023Updated 2 years ago
Alternatives and similar repositories for RISC-V_MAC
Users that are interested in RISC-V_MAC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- a hardware task scheduler design☆10Sep 14, 2022Updated 3 years ago
- Hardware Description Language on FPGA☆10Sep 18, 2023Updated 2 years ago
- a verilog snake game program☆11Oct 13, 2022Updated 3 years ago
- 陽明交通大學/台灣大學 修課心得😀☆14Jul 7, 2024Updated last year
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- Spring 2023 NYCU (prev. NCTU) Integrated Circuit Design Laboratory (ICLab)☆159Sep 9, 2024Updated last year
- NAACL'2021: Non-Parametric Few-Shot Learning for Word Sense Disambiguation☆10Jul 1, 2021Updated 4 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Present Crypto Engine in Verilog☆11Feb 27, 2016Updated 10 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Transforms an image into an ASCII style colored text on your terminal.☆26Jun 22, 2017Updated 8 years ago
- TMMA: A Tiled Matrix Multiplication Accelerator for Self-Attention Projections in Transformer Models, optimized for edge deployment on Xi…☆27Mar 24, 2025Updated last year
- Data and code for "Nibbling at the Hard Core of Word Sense Disambiguation" (ACL 2022).☆15Mar 25, 2022Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- [NYCU 2021 Spring] Digital Circuits and Systems☆28Jan 26, 2024Updated 2 years ago
- ☆19Nov 26, 2025Updated 3 months ago
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Low Precision Arithmetic Simulation in PyTorch - extension for posit and beyond☆16Dec 9, 2025Updated 3 months ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated last year
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- Hardware designs for fault detection☆21Apr 13, 2020Updated 5 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆38Oct 25, 2023Updated 2 years ago
- ☆35Mar 8, 2023Updated 3 years ago
- Scripts to parse "citations page" of Google Scholar☆18Oct 8, 2015Updated 10 years ago
- This tool automates and facilitates an Differential fault analysis attack on AES 128 with a fault injected between the 2 last MixColumns☆13Nov 9, 2022Updated 3 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 4 months ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆27Dec 18, 2024Updated last year
- ☆10Dec 4, 2016Updated 9 years ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Supplementary materials for the talk "A Pragmatic Introduction to Retrieval-Augmented-Generation (RAG)"☆15Apr 28, 2025Updated 10 months ago
- An end-to-end chip authentication architecture based on SRAM PUF and public key cryptography.☆17Nov 22, 2019Updated 6 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并 附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 2 years ago
- BCQ tutorial for transformers☆17Jul 17, 2023Updated 2 years ago
- ☆10Jun 7, 2022Updated 3 years ago