hankshyu / RISC-V_MACLinks
MAC system with IEEE754 compatibility
☆13Updated last year
Alternatives and similar repositories for RISC-V_MAC
Users that are interested in RISC-V_MAC are comparing it to the libraries listed below
Sorting:
- a hardware task scheduler design☆9Updated 2 years ago
- ☆14Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆9Updated 4 months ago
- ☆27Updated 5 years ago
- A Recon figurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- A scalable Eyeriss model in SystemC.☆28Updated 2 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆19Updated 12 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 4 months ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- Final Project for Digital Systems Design Course, Fall 2020☆12Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year
- ☆10Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆20Updated 11 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- NoC based MPSoC☆11Updated 11 years ago