Floating-point matrix multiplication implementation (arbitrary precision)
☆18Aug 3, 2021Updated 4 years ago
Alternatives and similar repositories for float-matmul
Users that are interested in float-matmul are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆50Jun 24, 2022Updated 4 years ago
- FPGA and CPU-Based power system's simulator☆21Apr 7, 2021Updated 5 years ago
- 基于FP16的二维脉动阵列电路设计☆13Feb 23, 2023Updated 3 years ago
- Test cases for the simulation of electromagnetic transients☆15Jun 26, 2025Updated last year
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- Simple KMDF example driver, used as a case study in our WDF seminar.☆11Jun 16, 2021Updated 5 years ago
- A well-posed RRAM SPICE model implemented in Verilog-A, based on Stanford/ASU filamentary model, using code developed at UC Berkeley☆14Nov 30, 2020Updated 5 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 6 years ago
- InterPSS common for lib, 3rd-party lib☆22Jun 19, 2026Updated last month
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 29, 2025Updated 8 months ago
- ☆20Dec 3, 2019Updated 6 years ago
- ☆19Aug 30, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 11 months ago
- ☆15Mar 22, 2024Updated 2 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆26May 19, 2023Updated 3 years ago
- ☆21Jul 16, 2026Updated last week
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆17Jun 23, 2020Updated 6 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆19Dec 5, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- USB2.0 Device Controller IP Core☆17Aug 18, 2023Updated 2 years ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 10 years ago
- ☆23Apr 28, 2021Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Mar 24, 2021Updated 5 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Read arm docs, and translate these docs to chinese.☆22Jun 5, 2018Updated 8 years ago
- practice configure AHB-Lite bus protocol☆20Mar 11, 2019Updated 7 years ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 8 years ago
- Reverse engineering of the CATC USB Chief driver☆15Dec 26, 2025Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An application for turning PornHub images into ASCII art. Created for SexTechHack 2016.☆34Jun 10, 2021Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆37Aug 28, 2025Updated 10 months ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆21May 19, 2026Updated 2 months ago
- IC implementation of Systolic Array for TPU☆366Oct 21, 2024Updated last year
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆18Updated this week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago