Floating-point matrix multiplication implementation (arbitrary precision)
☆17Aug 3, 2021Updated 4 years ago
Alternatives and similar repositories for float-matmul
Users that are interested in float-matmul are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- An instruction of how to modify bios image to enable avx512 for alderlake CPU on modern gigabyte motherboards☆13Feb 2, 2023Updated 3 years ago
- ☆14Feb 23, 2026Updated last week
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- ☆13Mar 22, 2024Updated last year
- Simple KMDF example driver, used as a case study in our WDF seminar.☆11Jun 16, 2021Updated 4 years ago
- FPGA and CPU-Based power system's simulator☆20Apr 7, 2021Updated 4 years ago
- A benchmark framework for Tensorflow 2.X☆12Apr 20, 2024Updated last year
- Test cases for the simulation of electromagnetic transients☆14Jun 26, 2025Updated 8 months ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"☆12Jan 12, 2022Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- FPGA-based SNN Accelerator Toy☆32Dec 17, 2025Updated 2 months ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- Matrix multiplication on multiple Nios II cores☆16Feb 12, 2020Updated 6 years ago
- PCIe GEN1, GEN2 and GEN3 Scrambler, This Scrambler is able to scramble 1,2 and 4 bytes of data in 1 clock cycle in respect to the scrambl…☆15Jul 5, 2025Updated 7 months ago
- Ethernet-MAC System verilog☆12May 28, 2018Updated 7 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- ☆18Aug 20, 2025Updated 6 months ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Jun 23, 2020Updated 5 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆68Aug 10, 2024Updated last year
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Sep 3, 2019Updated 6 years ago
- InterPSS common for lib, 3rd-party lib☆22Feb 17, 2026Updated 2 weeks ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆26Apr 7, 2025Updated 10 months ago
- Interfaz directa con teclados USB en Verilog con control de los Leds de teclado y conversión a PS/2.☆18Feb 26, 2022Updated 4 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- ☆21Apr 28, 2021Updated 4 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆20Dec 15, 2019Updated 6 years ago
- Library of FPGA architectures☆31Updated this week
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 4 months ago
- ☆23Feb 22, 2024Updated 2 years ago
- Deprecated, please use https://github.com/Nuclei-Software/nuclei-sdk☆21Mar 24, 2021Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆35May 3, 2020Updated 5 years ago
- ☆28Jun 13, 2021Updated 4 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆31Aug 28, 2025Updated 6 months ago