☆22Sep 26, 2025Updated 10 months ago
Alternatives and similar repositories for rice
Users that are interested in rice are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verylup: the Veryl toolchain installer☆14Aug 10, 2026Updated last week
- CORE-V MCU UVM Environment and Test Bench☆27Jul 19, 2024Updated 2 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Formal Verification of RISC V IM Processor☆11Mar 27, 2022Updated 4 years ago
- Basic Common Modules☆48Jul 16, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆34Jul 17, 2025Updated last year
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 4 months ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Simple UVM testbench development using the uvmtb_template files☆25Jan 16, 2025Updated last year
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1.☆23Aug 1, 2026Updated 2 weeks ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Nov 3, 2025Updated 9 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 6 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆27Aug 7, 2026Updated last week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- Filelist generator☆21Aug 11, 2026Updated last week
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Let's write RISC-V CPU in Veryl!☆72Jul 24, 2026Updated 3 weeks ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- ☆13Mar 10, 2023Updated 3 years ago
- ☆23Updated this week
- ☆37Updated this week
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AES☆16Oct 4, 2022Updated 3 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- RTL to GDS via Cadence Tools☆19May 17, 2022Updated 4 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- ☆24Jul 29, 2026Updated 2 weeks ago
- ☆26Jul 24, 2026Updated 3 weeks ago
- 10 Gigabit Ethernet MAC Core UVM Verification☆19Oct 5, 2023Updated 2 years ago