A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.
☆20May 26, 2021Updated 5 years ago
Alternatives and similar repositories for gemm_accelerator_stratus
Users that are interested in gemm_accelerator_stratus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Apr 24, 2023Updated 3 years ago
- Eyeriss chip simulator☆41Mar 6, 2020Updated 6 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆19May 18, 2023Updated 3 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jun 3, 2026Updated last week
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The memory model was leveraged from micron.☆31Mar 24, 2018Updated 8 years ago
- A scalable Eyeriss model in SystemC.☆35Jan 1, 2023Updated 3 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- ☆13Apr 16, 2022Updated 4 years ago
- ☆27Jun 21, 2024Updated last year
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Updated this week
- Verilog implementation of Bresenham's line drawing algorithm.☆14May 11, 2026Updated last month
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆46Aug 18, 2014Updated 11 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Jun 9, 2015Updated 11 years ago
- ☆15Mar 28, 2026Updated 2 months ago
- ☆24May 14, 2025Updated last year
- Fast Matrix Multiplication Implementation in C programming language. This matrix multiplication algorithm is similar to what Numpy uses t…☆41Jun 6, 2021Updated 5 years ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆101Nov 26, 2025Updated 6 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A simulator integrates ChampSim and Ramulator.☆21Jun 7, 2026Updated last week
- RISC-V Virtual Prototype☆48Oct 1, 2021Updated 4 years ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆12Dec 27, 2022Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- ☆30Dec 12, 2022Updated 3 years ago
- Multiview variant of Pointpillars. Contains Pytorch reimplementation of Pillar-od.☆14Jan 15, 2021Updated 5 years ago
- Pulp virtual platform☆24Jul 16, 2025Updated 10 months ago