vsuresh95 / gemm_accelerator_stratusView external linksLinks
A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.
☆15May 26, 2021Updated 4 years ago
Alternatives and similar repositories for gemm_accelerator_stratus
Users that are interested in gemm_accelerator_stratus are comparing it to the libraries listed below
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- ☆14Apr 24, 2023Updated 2 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 5 years ago
- ☆24Jun 21, 2024Updated last year
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Jun 9, 2015Updated 10 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 8 months ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆42Jun 24, 2022Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- ☆11Dec 17, 2023Updated 2 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Eyeriss chip simulator☆39Mar 6, 2020Updated 5 years ago
- Fast Matrix Multiplication Implementation in C programming language. This matrix multiplication algorithm is similar to what Numpy uses t…☆41Jun 6, 2021Updated 4 years ago
- kLIBC Extension Library☆15Jan 11, 2026Updated last month
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆16Aug 7, 2025Updated 6 months ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- A free implementation of DCE RPC, with development aimed at implementing DCOM for Linux (and other UNIX systems).☆10Sep 5, 2013Updated 12 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Restoring a lesser-known Unix System V Release 4/i386 distribution from the early 90s☆14Dec 12, 2024Updated last year
- ☆11May 8, 2022Updated 3 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆15Sep 21, 2025Updated 4 months ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Jul 7, 2025Updated 7 months ago