A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.
☆20May 26, 2021Updated 5 years ago
Alternatives and similar repositories for gemm_accelerator_stratus
Users that are interested in gemm_accelerator_stratus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated 3 months ago
- ☆16Apr 24, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆19May 18, 2023Updated 3 years ago
- ☆11Dec 17, 2023Updated 2 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆37Dec 24, 2024Updated last year
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- A scalable Eyeriss model in SystemC.☆35Jan 1, 2023Updated 3 years ago
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Data Structure and Algorithm with C (2021 Spring)☆11Jun 18, 2026Updated 2 weeks ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- The memory model was leveraged from micron.☆31Mar 24, 2018Updated 8 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- ☆13Apr 16, 2022Updated 4 years ago
- ☆17May 9, 2022Updated 4 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆30Aug 15, 2025Updated 10 months ago
- ☆27Jun 21, 2024Updated 2 years ago
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Updated this week
- Verilog implementation of Bresenham's line drawing algorithm.☆14May 11, 2026Updated last month
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 6 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 11 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆33Jun 9, 2015Updated 11 years ago
- ☆15Mar 28, 2026Updated 3 months ago
- Fast Matrix Multiplication Implementation in C programming language. This matrix multiplication algorithm is similar to what Numpy uses t…☆41Jun 6, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆106Nov 26, 2025Updated 7 months ago
- A simulator integrates ChampSim and Ramulator.☆23Jun 20, 2026Updated 2 weeks ago
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- RISC-V Virtual Prototype☆49Oct 1, 2021Updated 4 years ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆12Dec 27, 2022Updated 3 years ago
- ☆19Mar 8, 2025Updated last year