A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.
☆20May 26, 2021Updated 4 years ago
Alternatives and similar repositories for gemm_accelerator_stratus
Users that are interested in gemm_accelerator_stratus are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A risc-v simulator based on SystrmC☆14Jan 7, 2022Updated 4 years ago
- This is an attempt to fine tune SOTA Large Language Models so as to generate Verilog (VHDL) programmes, detect syntax, logic and human er…☆18Mar 12, 2026Updated last month
- ☆16Apr 24, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Eyeriss chip simulator☆40Mar 6, 2020Updated 6 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆19May 18, 2023Updated 2 years ago
- ☆11Dec 17, 2023Updated 2 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated 10 months ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jan 22, 2026Updated 3 months ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The memory model was leveraged from micron.☆30Mar 24, 2018Updated 8 years ago
- A scalable Eyeriss model in SystemC.☆35Jan 1, 2023Updated 3 years ago
- ☆12Apr 16, 2022Updated 4 years ago
- ☆16May 9, 2022Updated 3 years ago
- 3-wide superscalar, out-of-order RISC-V processor (RV32IM subset) in System Verilog, demonstrating key Instruction-Level Parallelism☆29Aug 15, 2025Updated 8 months ago
- LimeSDR with Matlab☆11Dec 30, 2019Updated 6 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Apr 12, 2026Updated 3 weeks ago
- Verilog implementation of Bresenham's line drawing algorithm.☆13Nov 22, 2015Updated 10 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- DDR4 Simulation Project in System Verilog☆46Aug 18, 2014Updated 11 years ago
- Design for 4 x 4 Matrix Multiplication using Verilog☆35Jun 9, 2015Updated 10 years ago
- ☆15Mar 28, 2026Updated last month
- Fast Matrix Multiplication Implementation in C programming language. This matrix multiplication algorithm is similar to what Numpy uses t…☆41Jun 6, 2021Updated 4 years ago
- Tool to connect the workstation to the pulp targets abd interact with them☆11Oct 22, 2020Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆89Nov 26, 2025Updated 5 months ago
- SoC Based on ARM Cortex-M3☆38May 16, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A simulator integrates ChampSim and Ramulator.☆20Apr 29, 2026Updated last week
- RISC-V Virtual Prototype☆47Oct 1, 2021Updated 4 years ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Dec 27, 2022Updated 3 years ago
- ☆17Mar 8, 2025Updated last year
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Sep 16, 2019Updated 6 years ago
- Multiview variant of Pointpillars. Contains Pytorch reimplementation of Pillar-od.☆14Jan 15, 2021Updated 5 years ago
- ☆28Dec 12, 2022Updated 3 years ago