stellagarden / EE405-Advanced-Digital-Systems-DesignLinks
Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator
☆10Updated 2 years ago
Alternatives and similar repositories for EE405-Advanced-Digital-Systems-Design
Users that are interested in EE405-Advanced-Digital-Systems-Design are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- ☆35Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- ☆15Updated 2 years ago
- A small Neural Network Processor for Edge devices.☆12Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 3 weeks ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆14Updated 2 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Template for project1 TPU☆19Updated 4 years ago
- ☆29Updated 5 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆12Updated 2 weeks ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- A scalable Eyeriss model in SystemC.☆29Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆22Updated last year
- A systolic array matrix multiplier☆25Updated 6 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago