stellagarden / EE405-Advanced-Digital-Systems-Design
Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator
☆8Updated last year
Alternatives and similar repositories for EE405-Advanced-Digital-Systems-Design:
Users that are interested in EE405-Advanced-Digital-Systems-Design are comparing it to the libraries listed below
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last week
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- ☆31Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆9Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- ☆13Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- A small Neural Network Processor for Edge devices.☆11Updated 2 years ago
- ☆19Updated 2 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆27Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆17Updated last year
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆12Updated this week
- A systolic array matrix multiplier☆24Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆39Updated 6 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆11Updated 2 years ago
- SoC design & prototyping☆12Updated 3 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month