stellagarden / EE405-Advanced-Digital-Systems-Design
Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator
☆9Updated last year
Related projects ⓘ
Alternatives and complementary repositories for EE405-Advanced-Digital-Systems-Design
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- DMA controller for CNN accelerator☆12Updated 7 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- ☆26Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆38Updated 4 years ago
- eyeriss-chisel3☆38Updated 2 years ago
- ☆9Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆10Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- ☆12Updated last year
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆29Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆22Updated 5 years ago
- A systolic array matrix multiplier☆23Updated 5 years ago
- ☆37Updated 5 years ago
- ☆25Updated 4 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- Xilinx AXI VIP example of use☆31Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- ☆60Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- Two Level Cache Controller implementation in Verilog HDL☆35Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆10Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago