stellagarden / EE405-Advanced-Digital-Systems-Design
Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator
☆9Updated last year
Alternatives and similar repositories for EE405-Advanced-Digital-Systems-Design:
Users that are interested in EE405-Advanced-Digital-Systems-Design are comparing it to the libraries listed below
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆13Updated last year
- ☆31Updated 5 years ago
- ☆14Updated last year
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- Design and UVM-TB of RISC -V Microprocessor☆15Updated 9 months ago
- ☆13Updated 2 years ago
- ☆26Updated 4 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- 一个基于AXI接口的PL端卷积加速器,可由PS端调用☆11Updated last year
- ☆26Updated 5 years ago
- ☆9Updated 4 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- ☆19Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- How to Accelerate an Image Upscaling CNN on FPGA Using HLS☆23Updated 3 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆16Updated last year
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago