githubofaliyev / SNN-DSELinks
Hardware and software implementation of Sparsely-active SNNs
☆15Updated 7 months ago
Alternatives and similar repositories for SNN-DSE
Users that are interested in SNN-DSE are comparing it to the libraries listed below
Sorting:
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- ☆19Updated 4 years ago
- SNN on FPGA☆10Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆20Updated 10 months ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆16Updated 11 months ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- ☆18Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- ☆17Updated 4 years ago
- Tensor Processing Unit implementation in Verilog☆8Updated 4 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆21Updated 11 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆13Updated last year
- bitfusion verilog implementation☆10Updated 3 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 10 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆34Updated 6 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆61Updated 2 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆20Updated last year
- I will share some useful or interesting papers about neuromorphic processor☆25Updated 6 months ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 3 years ago