githubofaliyev / SNN-DSELinks
Hardware and software implementation of Sparsely-active SNNs
☆14Updated 6 months ago
Alternatives and similar repositories for SNN-DSE
Users that are interested in SNN-DSE are comparing it to the libraries listed below
Sorting:
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- SNN on FPGA☆10Updated 3 years ago
- ☆19Updated 4 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆16Updated 10 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆18Updated last year
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- LoAS: Fully Temporal-Parallel Dataflow for Dual-Sparse Spiking Neural Networks, MICRO 2024.☆11Updated 3 months ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆20Updated 11 months ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 4 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆33Updated 5 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆9Updated 4 months ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆17Updated 9 months ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆13Updated last year
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- ☆17Updated 4 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- ☆25Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- a Computing In Memory emULATOR framework☆13Updated last year
- A systolic array matrix multiplier☆24Updated 5 years ago