githubofaliyev / SNN-DSELinks
Hardware and software implementation of Sparsely-active SNNs
☆18Updated 8 months ago
Alternatives and similar repositories for SNN-DSE
Users that are interested in SNN-DSE are comparing it to the libraries listed below
Sorting:
- ☆18Updated last year
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆19Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆24Updated 11 months ago
- SNN on FPGA☆11Updated 3 years ago
- ☆19Updated 4 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆36Updated last month
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆14Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 6 months ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆60Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- ☆17Updated 4 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆18Updated 6 years ago
- C++ code for HLS FPGA implementation of transformer☆18Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆22Updated last year
- ☆11Updated 5 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆13Updated 2 years ago
- bitfusion verilog implementation☆12Updated 3 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated last year
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated last year
- Template for project1 TPU☆19Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago