Router 1 x 3 verilog implementation
☆15Sep 5, 2021Updated 4 years ago
Alternatives and similar repositories for Router-1-x-3-
Users that are interested in Router-1-x-3- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- ☆15Apr 11, 2026Updated 2 months ago
- Router 1x3 design and uvm verification testbach and coverage report☆13Nov 8, 2024Updated last year
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆114Jul 2, 2023Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆70Feb 18, 2024Updated 2 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated 11 months ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- Compressed Sensing and Kalman Filter Based Channel Tracking for mmWave Massive MIMO Systems☆15Apr 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Simulation files for Topics in Wireless Communications.☆15May 24, 2020Updated 6 years ago
- Small utility to control Ceph cluster configuration just like any other declarative configuration☆14May 29, 2026Updated 2 weeks ago
- ☆14Feb 18, 2021Updated 5 years ago
- MatLab scripts used to generate the results illustrated in paper: "Massive Wireless Energy Transfer: Enabling Sustainable IoT Towards 6G …☆12Oct 4, 2021Updated 4 years ago
- [PACIS 2024] The official repo for the paper: "Phase Space Reconstructed Neural Ordinary Differential Equations Model for Stock Price For…☆10May 21, 2025Updated last year
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated 3 months ago
- Channel Estimation and Performance Evaluation of Multi-IRS Aided MIMO Communication System☆13Oct 16, 2021Updated 4 years ago
- python library for 2d homographies☆15Jan 22, 2021Updated 5 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆20May 30, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated 11 months ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Development drivers for Linux Integration Services☆34Nov 28, 2022Updated 3 years ago
- generic http REST API exporter☆18Updated this week
- Codes for reproducing the numerical results reported in: "Low-Complexity Distributed XL-MIMO for Multiuser Detection" by Victor Croisfelt…☆16Aug 29, 2024Updated last year
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 9 years ago
- An 8 input interrupt controller written in Verilog.☆29Mar 22, 2012Updated 14 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- HvLoader.efi is an EFI application for loading an external hypervisor loader☆78Jun 12, 2023Updated 3 years ago
- ☆21Dec 9, 2018Updated 7 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- Implementation of Zhang's camera calibration method.☆13Jan 4, 2021Updated 5 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆17Jan 16, 2026Updated 5 months ago
- ☆13May 15, 2024Updated 2 years ago
- This Repository contains HAL Library example tutorials on STM32F4-Discovery board☆22Jun 17, 2020Updated 6 years ago