mnmhdanas / Router-1-x-3-Links
Router 1 x 3 verilog implementation
☆13Updated 3 years ago
Alternatives and similar repositories for Router-1-x-3-
Users that are interested in Router-1-x-3- are comparing it to the libraries listed below
Sorting:
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆10Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆13Updated 6 years ago
- UVM Testbench for synchronus fifo☆17Updated 4 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆13Updated 4 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- ☆16Updated last year
- ☆20Updated 2 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆12Updated 5 years ago
- IEEE Executive project for the year 2021-2022☆9Updated 2 years ago
- Maven Silicon Project☆19Updated 6 years ago
- System Verilog using Functional Verification☆12Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆15Updated 2 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- ☆17Updated 10 years ago
- ☆25Updated 4 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- RTL Design and Verification☆14Updated 4 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago
- A complete UVM TB for verification of single port 64KB RAM☆16Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Updated 5 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago