Router 1 x 3 verilog implementation
☆15Sep 5, 2021Updated 4 years ago
Alternatives and similar repositories for Router-1-x-3-
Users that are interested in Router-1-x-3- are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Router 1x3 design and uvm verification testbach and coverage report☆14Nov 8, 2024Updated last year
- ☆15Apr 11, 2026Updated 3 months ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- A verilog HDL based project to control a servomotor with voice commands from an android phone.☆12Nov 11, 2019Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆58Mar 3, 2024Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆115Jul 2, 2023Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆71Feb 18, 2024Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆15Mar 18, 2025Updated last year
- [PACIS 2024] The official repo for the paper: "Phase Space Reconstructed Neural Ordinary Differential Equations Model for Stock Price For…☆10May 21, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Small utility to control Ceph cluster configuration just like any other declarative configuration☆14Jul 20, 2026Updated last week
- MatLab scripts used to generate the results illustrated in paper: "Massive Wireless Energy Transfer: Enabling Sustainable IoT Towards 6G …☆12Oct 4, 2021Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆14Feb 18, 2021Updated 5 years ago
- Channel Estimation and Performance Evaluation of Multi-IRS Aided MIMO Communication System☆13Oct 16, 2021Updated 4 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 4 months ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Simulation files for Topics in Wireless Communications.☆15May 24, 2020Updated 6 years ago
- python library for 2d homographies☆15Jan 22, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Migrated to Codeberg☆10Apr 21, 2024Updated 2 years ago
- Development drivers for Linux Integration Services☆34Nov 28, 2022Updated 3 years ago
- Codes for reproducing the numerical results reported in: "Low-Complexity Distributed XL-MIMO for Multiuser Detection" by Victor Croisfelt…☆16Aug 29, 2024Updated last year
- ☆13May 15, 2024Updated 2 years ago
- Compressed Sensing and Kalman Filter Based Channel Tracking for mmWave Massive MIMO Systems☆15Apr 24, 2024Updated 2 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆33May 6, 2017Updated 9 years ago
- An 8 input interrupt controller written in Verilog.☆30Mar 22, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Mar 27, 2024Updated 2 years ago
- This Repository contains HAL Library example tutorials on STM32F4-Discovery board☆22Jun 17, 2020Updated 6 years ago
- Verilog Code for I2C Protocol☆19Nov 12, 2020Updated 5 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆17Aug 26, 2021Updated 4 years ago
- MatLab scripts used to generate the results illustrated in paper: "A Low-Complexity Beamforming Design for Multiuser Wireless Energy Tran…☆18Oct 5, 2021Updated 4 years ago
- MATLAB codes for "FDD massive MIMO channel estimation with arbitrary 2D-array geometry"☆16Nov 15, 2022Updated 3 years ago
- ☆11Feb 11, 2019Updated 7 years ago