Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
☆11May 11, 2017Updated 8 years ago
Alternatives and similar repositories for systolic-array-sorting
Users that are interested in systolic-array-sorting are comparing it to the libraries listed below
Sorting:
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13May 26, 2016Updated 9 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆17May 30, 2023Updated 2 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Feb 13, 2017Updated 9 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆32Sep 22, 2018Updated 7 years ago
- Hardware and software implementation of Sparsely-active SNNs☆22Feb 10, 2026Updated 2 weeks ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Jun 9, 2025Updated 8 months ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆27Jul 4, 2019Updated 6 years ago
- first-order deep learning accelerator model☆22Nov 27, 2017Updated 8 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆22May 20, 2019Updated 6 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆23Aug 10, 2018Updated 7 years ago
- An automated HDC platform☆11Feb 20, 2026Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆83Nov 26, 2025Updated 3 months ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 3 months ago
- This project is to design yolo AI accelerator in verilog HDL.☆32Oct 8, 2024Updated last year
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆36Dec 22, 2023Updated 2 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆26Dec 18, 2024Updated last year
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- This is a verilog implementation of 4x4 systolic array multiplier☆77Nov 2, 2020Updated 5 years ago
- CNN accelerator☆29Jun 11, 2017Updated 8 years ago
- BSC Development Workstation (BDW)☆32Feb 16, 2026Updated last week
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- A scalable Eyeriss model in SystemC.☆33Jan 1, 2023Updated 3 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆44Oct 31, 2025Updated 3 months ago
- HLS for Networks-on-Chip☆39Feb 18, 2021Updated 5 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ☆13Jan 8, 2020Updated 6 years ago