themathgeek13 / systolic-array-sorting
Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
☆11Updated 7 years ago
Alternatives and similar repositories for systolic-array-sorting:
Users that are interested in systolic-array-sorting are comparing it to the libraries listed below
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- CNN accelerator☆27Updated 7 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆22Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- ☆9Updated last year
- ☆24Updated 5 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆26Updated 3 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated 3 weeks ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆17Updated 6 years ago
- FPU Generator☆20Updated 3 years ago