themathgeek13 / systolic-array-sortingLinks
Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
☆11Updated 8 years ago
Alternatives and similar repositories for systolic-array-sorting
Users that are interested in systolic-array-sorting are comparing it to the libraries listed below
Sorting:
- CNN accelerator☆29Updated 8 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13Updated 9 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- A configurable general purpose graphics processing unit for☆12Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆28Updated last week
- ☆90Updated this week
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Updated 7 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Updated last year
- ☆29Updated 6 years ago
- FPU Generator☆20Updated 4 years ago
- Template for project1 TPU☆23Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- ☆31Updated 5 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- ☆14Updated 11 months ago
- NoC based MPSoC☆11Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- Systolic-array based Deep Learning Accelerator generator☆28Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago