themathgeek13 / systolic-array-sorting
Implementation of a Systolic Array based sorting engine on an FPGA using Verilog
☆11Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for systolic-array-sorting
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- CNN accelerator☆26Updated 7 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆17Updated 8 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆17Updated 11 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 6 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆21Updated 5 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆47Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- ☆11Updated 8 months ago
- ☆22Updated 5 years ago
- ☆42Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated last week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 3 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆44Updated 8 years ago
- FPGA-based stochastic gradient descent (powered by ZipML - Low-precision machine learning on reconfigurable hardware)☆33Updated 4 years ago
- FPU Generator☆20Updated 3 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 3 years ago