☆15Sep 27, 2022Updated 3 years ago
Alternatives and similar repositories for RISC-V-vector-processor
Users that are interested in RISC-V-vector-processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆34Jun 22, 2024Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆23Jun 16, 2025Updated 9 months ago
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Implementation of 5 Stage 32I RISC V Pipeline Processor.☆23Sep 6, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆15Mar 8, 2026Updated last month
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Unit tests generator for RVV 1.0☆105Nov 11, 2025Updated 4 months ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 6 years ago
- coffeescript based hardware description language☆14Jan 14, 2022Updated 4 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- A tool for configuring Xilinx Spartan 3 FPGAs via FT232H-based USB-to-JTAG adapter☆17Dec 31, 2020Updated 5 years ago
- A Verilog implementation of a processor cache.☆38Dec 29, 2017Updated 8 years ago
- verification of simple axi-based cache☆18May 14, 2019Updated 6 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆52Mar 31, 2026Updated last week
- Implementing a RISC-V CPU on FPGA(Cyclone II)☆25Feb 19, 2023Updated 3 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆80Nov 2, 2020Updated 5 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- STM32 RFID Reader / Writer☆16May 24, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- Portable C standard library re-entrant hash table search functions.☆11Sep 2, 2021Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆27Jan 11, 2019Updated 7 years ago
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆60Mar 28, 2026Updated last week
- Implemented an ultrasonic sensor to measure and visualize distances on the FPGA 7-seg Display and LEDs.☆12Dec 5, 2019Updated 6 years ago