Nikola2444 / RISC-V-vector-processor
☆13Updated 2 years ago
Alternatives and similar repositories for RISC-V-vector-processor:
Users that are interested in RISC-V-vector-processor are comparing it to the libraries listed below
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆31Updated 5 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- ☆26Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 9 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆15Updated 10 months ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆26Updated 4 years ago
- ☆19Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- HLS for Networks-on-Chip☆33Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last month
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- RTL code of some arbitration algorithm☆13Updated 5 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆53Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆22Updated last year
- ☆9Updated 4 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆41Updated 4 years ago
- ☆12Updated last month
- YSYX RISC-V Project NJU Study Group☆15Updated 2 months ago
- Andes Vector Extension support added to riscv-dv☆14Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- Complete tutorial code.☆17Updated 10 months ago