☆27Jun 21, 2024Updated last year
Alternatives and similar repositories for npu
Users that are interested in npu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Apr 24, 2023Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆46Jun 24, 2022Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 5 months ago
- FPGA implementation of a simple scanline based 2d graphics engine☆24Feb 26, 2019Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 4 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- ☆43Nov 28, 2022Updated 3 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆45Jan 29, 2025Updated last year
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆20May 30, 2023Updated 2 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆47Apr 3, 2023Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆24Jan 13, 2021Updated 5 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- Documents for ARM☆40May 8, 2025Updated last year
- ☆31Aug 8, 2020Updated 5 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- A basic SAT solver implementation for the Logics in Informatics course☆10Mar 8, 2015Updated 11 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated last month
- Boost library subset for FireBreath☆13Apr 17, 2017Updated 9 years ago
- ☆15Jun 7, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- ☆253Apr 8, 2024Updated 2 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆315Aug 16, 2018Updated 7 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- ☆11Dec 13, 2014Updated 11 years ago
- ☆67May 14, 2022Updated 4 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- Multiview variant of Pointpillars. Contains Pytorch reimplementation of Pillar-od.☆14Jan 15, 2021Updated 5 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆227Aug 4, 2019Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- ☆35Mar 20, 2025Updated last year
- cadence flow for genus and innovus with UPF added.☆17Jul 3, 2021Updated 4 years ago
- Verilog Configurable Cache☆198Updated this week