☆27Jun 21, 2024Updated last year
Alternatives and similar repositories for npu
Users that are interested in npu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Apr 24, 2023Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22May 20, 2026Updated 3 weeks ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆174Mar 5, 2025Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆49Jun 24, 2022Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FPGA implementation of a simple scanline based 2d graphics engine☆24Feb 26, 2019Updated 7 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- iEDA water-drop training initiative☆14Sep 10, 2024Updated last year
- ☆43Nov 28, 2022Updated 3 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆47Jan 29, 2025Updated last year
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- verilog实现systolic array及配套IO☆13Dec 2, 2024Updated last year
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆20May 30, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆47Apr 3, 2023Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆24Jan 13, 2021Updated 5 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 6 years ago
- Documents for ARM☆41May 8, 2025Updated last year
- A small Neural Network Processor for Edge devices.☆19Nov 22, 2022Updated 3 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A basic SAT solver implementation for the Logics in Informatics course☆10Mar 8, 2015Updated 11 years ago
- ☆25Aug 9, 2022Updated 3 years ago
- USB 2.0 PC↔FPGA link using FT2232H Sync-FIFO — full Verilog core☆38Apr 12, 2026Updated 2 months ago
- ☆15Jun 7, 2022Updated 4 years ago
- a student trainning project for HLS and transformer☆11Oct 19, 2022Updated 3 years ago
- ☆257Apr 8, 2024Updated 2 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- A Formal Verification Framework for Chisel☆20Apr 9, 2024Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等） 、非线性映射（RELU/TANH/SIGM等）。☆317Aug 16, 2018Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Innovus backend scripts☆14Jun 20, 2022Updated 3 years ago
- Multiview variant of Pointpillars. Contains Pytorch reimplementation of Pillar-od.☆14Jan 15, 2021Updated 5 years ago
- ☆30Dec 27, 2024Updated last year
- Small-scale Tensor Processing Unit built on an FPGA☆229Aug 4, 2019Updated 6 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- FPGA accelerator on GNU Radio and Zynq SoC☆16Feb 23, 2017Updated 9 years ago
- ☆36Mar 20, 2025Updated last year