A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.
☆17May 30, 2023Updated 2 years ago
Alternatives and similar repositories for Network-on-Chip-Verilog
Users that are interested in Network-on-Chip-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 7 months ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆29Jul 12, 2024Updated last year
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆18May 14, 2021Updated 4 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆22May 12, 2025Updated 10 months ago
- ☆13Apr 28, 2025Updated 11 months ago
- A code to solve 8 Puzzle game using A star algorithm.☆10Aug 19, 2019Updated 6 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆16Oct 11, 2020Updated 5 years ago
- ☆13Jul 1, 2018Updated 7 years ago
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 9 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆25Mar 20, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated 3 weeks ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Mar 14, 2026Updated 2 weeks ago
- Network on chip based neural network accelerator☆10Mar 25, 2021Updated 5 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆14May 17, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Revise Spark written in Rust (Native Spark or Vega) to a secure one☆11Apr 7, 2023Updated 2 years ago
- Implementation of the PCIe physical layer☆62Jul 11, 2025Updated 8 months ago
- ☆21Aug 1, 2015Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- systemc建模相关☆27Jun 11, 2014Updated 11 years ago
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆25May 20, 2019Updated 6 years ago
- Exploring the Relationship between 2D/3D Convolution for Hyperspectral Image Super-Resolution☆20Apr 20, 2022Updated 3 years ago
- ☆14Aug 10, 2023Updated 2 years ago
- Simple TCP relay written in Go.☆17Jul 12, 2014Updated 11 years ago
- An automated HDC platform☆11Mar 16, 2026Updated last week
- ☆24Nov 6, 2021Updated 4 years ago
- personal follow of mit 6.004 Computation Structures of spring 2017☆15Nov 22, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- Black Widow Optimization implemented in pure Python.☆14Oct 6, 2022Updated 3 years ago
- Quite OK Image FPGA Encoder and Decoder☆24May 20, 2023Updated 2 years ago
- FlexOS is a Unikraft-based OS allowing users to easily specialize the safety and isolation strategy at compilation time.☆24Jun 2, 2023Updated 2 years ago
- Hardcaml Circuits☆22Jan 15, 2026Updated 2 months ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago