A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.
☆21May 30, 2023Updated 3 years ago
Alternatives and similar repositories for Network-on-Chip-Verilog
Users that are interested in Network-on-Chip-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆32Jul 12, 2024Updated 2 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Jan 6, 2020Updated 6 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated 11 months ago
- ☆26Aug 10, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- AES☆16Oct 4, 2022Updated 3 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆19May 14, 2021Updated 5 years ago
- ☆19Aug 22, 2022Updated 3 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- A verilog implementation for Network-on-Chip☆86Feb 3, 2018Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆16Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆26Mar 20, 2025Updated last year
- Ratatoskr NoC Simulator☆30Apr 13, 2021Updated 5 years ago
- Verilog library for implementing neural networks.☆27Aug 19, 2014Updated 11 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Cycle Accurate Network-on-Chip Simulator☆38Jul 11, 2026Updated last month
- A code to solve 8 Puzzle game using A star algorithm.☆10Aug 19, 2019Updated 6 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Revise Spark written in Rust (Native Spark or Vega) to a secure one☆11Apr 7, 2023Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆156Mar 19, 2018Updated 8 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 5 months ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆42Jul 18, 2026Updated last month
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆15May 17, 2019Updated 7 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository is a summary of the RISC-V based MYTH workshop organised by VSD and Redwood EDA, made by Ahtesham Ahmed of grade 8.☆21May 12, 2025Updated last year
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆15Oct 11, 2020Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆28Apr 5, 2018Updated 8 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago