xuanz20 / Network-on-Chip-VerilogLinks
A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.
☆15Updated 2 years ago
Alternatives and similar repositories for Network-on-Chip-Verilog
Users that are interested in Network-on-Chip-Verilog are comparing it to the libraries listed below
Sorting:
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Updated 3 months ago
- Router 1 x 3 verilog implementation☆14Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Tensor Processing Unit implementation in Verilog☆10Updated 8 months ago
- Template for project1 TPU☆19Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- ☆31Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆54Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆15Updated 3 years ago
- Implementation of the PCIe physical layer☆57Updated 4 months ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆35Updated last year
- YSYX RISC-V Project NJU Study Group☆16Updated 10 months ago
- ☆28Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆17Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆23Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆70Updated 5 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆36Updated last year
- ☆37Updated 6 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated last year
- NoC based MPSoC☆11Updated 11 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- ☆14Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 3 weeks ago