A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.
☆20May 30, 2023Updated 2 years ago
Alternatives and similar repositories for Network-on-Chip-Verilog
Users that are interested in Network-on-Chip-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 9 months ago
- This is a simple VLIW based processor written in Verilog. A Python script has also been included to simulate static instruction schedulin…☆18May 14, 2021Updated 5 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- A code to solve 8 Puzzle game using A star algorithm.☆10Aug 19, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024☆25Mar 20, 2025Updated last year
- Hardware and software implementation of Sparsely-active SNNs☆22Mar 6, 2026Updated 2 months ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆41Apr 28, 2026Updated last month
- Network on chip based neural network accelerator☆11Mar 25, 2021Updated 5 years ago
- Synthetic Traffic Models Capturing a Full Range of Cache Coherent Behaviour☆15May 17, 2019Updated 7 years ago
- Revise Spark written in Rust (Native Spark or Vega) to a secure one☆11Apr 7, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated 10 months ago
- A verilog implementation for Network-on-Chip☆84Feb 3, 2018Updated 8 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆28May 20, 2019Updated 7 years ago
- ☆15Aug 10, 2023Updated 2 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Jul 29, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆22Nov 27, 2025Updated 6 months ago
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆10Jun 7, 2022Updated 3 years ago
- An Elixir library to interface with the MLX90640 Far Infrared Thermal Sensor Array.☆11Sep 27, 2023Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- 本文介绍了使用Zotero在Word中插入文献时，如何自定义符合GB/T 7714-2015的参考文献格式。☆33Apr 1, 2024Updated 2 years ago
- Codes for femtosecond laser interaction research☆13Jun 25, 2025Updated 11 months ago
- Weber State University Senior Project - (Optical Frequency Domain Reflectometry)☆13Feb 28, 2024Updated 2 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- Integrating Event-based Dynamic Vision Sensors with Sparse Hyperdimensional Computing☆12Jul 9, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆29Mar 3, 2024Updated 2 years ago
- ☆31Jan 23, 2021Updated 5 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆39Updated this week
- ☆11Nov 24, 2020Updated 5 years ago
- High-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆10Jul 12, 2020Updated 5 years ago
- NXP S32V234; yocto embedded linux; 4 cameras OV10635 with MAX-GMSL; S32DS 3.2 IDE; WinSCP;☆11Mar 12, 2020Updated 6 years ago
- 少女前线护肝片☆15Mar 9, 2018Updated 8 years ago