Motion Estimation implementation by using Verilog HDL
☆13Jun 17, 2024Updated last year
Alternatives and similar repositories for Motion_Estimation_Hardware_Verilog
Users that are interested in Motion_Estimation_Hardware_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆42Jun 19, 2024Updated last year
- ☆22Sep 26, 2025Updated 7 months ago
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 2 months ago
- ☆19Apr 28, 2026Updated last week
- Design of LDO using open source SKY130PDK☆16Aug 24, 2024Updated last year
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆21Apr 30, 2026Updated last week
- A custom single-channel EEG device from PCB design to real-time brainwave visualization. Features analog front-end filtering, STM32 DSP (…☆38Sep 18, 2025Updated 7 months ago
- A discord client to display a button status.☆10Apr 18, 2021Updated 5 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆49Dec 3, 2023Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Mar 26, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆53Apr 22, 2026Updated 2 weeks ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 11 months ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 2 months ago
- Public code written for spoof detection. Algorithms and simulations to support publications.☆13Jan 30, 2020Updated 6 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆52Jan 4, 2022Updated 4 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- You can find the documents, assignments and projects of some of the courses given in Electronics and Communication engineering at Istanbu…☆16Jul 5, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tiny Tapeout project build tools + chip integration scripts☆32Updated this week
- A browser automation bot written in JavaScript with puppeteer to attend and leave google meet online classes like a pro :D☆12Nov 6, 2020Updated 5 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated last year
- ☆89Apr 10, 2026Updated 3 weeks ago
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆19Apr 7, 2025Updated last year
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆117Jul 9, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- ☆11Nov 17, 2025Updated 5 months ago
- A scheduler to manage a multi tool dual arm robot while avoiding arm-to-arm collisions; considering complex side constraints; and optimiz…☆11Jul 6, 2021Updated 4 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 2 months ago
- Dr Sparsh's lecture slides on RISC-V ISA☆22Jun 9, 2025Updated 11 months ago
- TinyTapeout-02 submission repository☆29Mar 27, 2024Updated 2 years ago
- ☆55Jun 19, 2021Updated 4 years ago