Motion Estimation implementation by using Verilog HDL
☆13Jun 17, 2024Updated last year
Alternatives and similar repositories for Motion_Estimation_Hardware_Verilog
Users that are interested in Motion_Estimation_Hardware_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆13Aug 26, 2024Updated last year
- Verilog HDL implementation of SDRAM controller and SDRAM model☆44Jun 19, 2024Updated last year
- ☆22Sep 26, 2025Updated 8 months ago
- GPS software-defined receiver (SDR) which acquires and tracks a single GPS L1 C/A signal.☆13Feb 16, 2021Updated 5 years ago
- OscillatorIMP ecosystem FPGA IP sources☆28Feb 22, 2026Updated 3 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆19Apr 28, 2026Updated last month
- Design of LDO using open source SKY130PDK☆17Aug 24, 2024Updated last year
- A custom single-channel EEG device from PCB design to real-time brainwave visualization. Features analog front-end filtering, STM32 DSP (…☆38Sep 18, 2025Updated 8 months ago
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆23May 8, 2026Updated 3 weeks ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆49Dec 3, 2023Updated 2 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆17Mar 26, 2026Updated 2 months ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆55Apr 22, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆12Jul 8, 2019Updated 6 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated last year
- Public code written for spoof detection. Algorithms and simulations to support publications.☆13Jan 30, 2020Updated 6 years ago
- [NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs☆15Feb 22, 2026Updated 3 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆54Jan 4, 2022Updated 4 years ago
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- Tiny Tapeout project build tools + chip integration scripts☆33May 20, 2026Updated last week
- Design and UVM-TB of RISC -V Microprocessor☆35Jun 27, 2024Updated last year
- ☆92Apr 10, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Academic project for the course of Digital Systems Design. The aim of the project was to design and implement an IIR audio filter on FPGA☆12Mar 29, 2018Updated 8 years ago
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆20Apr 7, 2025Updated last year
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆119Jul 9, 2023Updated 2 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- This project is about building a high FOM 2.4 GHz LNA for Bluetooth Low-Energy (BLE) Standards, using 45nm CMOS technology.☆15Mar 17, 2019Updated 7 years ago
- A scheduler to manage a multi tool dual arm robot while avoiding arm-to-arm collisions; considering complex side constraints; and optimiz…☆11Jul 6, 2021Updated 4 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 2 months ago
- TinyTapeout-02 submission repository☆29Mar 27, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆55Jun 19, 2021Updated 4 years ago
- Spoofing and spoofing detection algorithms in GNSS Navigation☆22Jun 19, 2019Updated 6 years ago
- DeviceIO是一个驱动框架，用于封装嵌入式HAL驱动，为上层应用提供服务。☆10Jun 1, 2024Updated last year
- ☆10Feb 16, 2025Updated last year
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- RISCV MYTH 4 stage pipelined core designed using TL-Verilog and supports RV32I base integer instruction set☆15Jan 14, 2021Updated 5 years ago
- NeuroRVQ: Multi-Scale Biosignal Tokenization for Generative Foundation Models☆44May 19, 2026Updated last week