Robin-WZQ / CNN-FPGALinks
基于FPGA的二维卷积识别任务
☆24Updated 2 years ago
Alternatives and similar repositories for CNN-FPGA
Users that are interested in CNN-FPGA are comparing it to the libraries listed below
Sorting:
- ☆246Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆195Updated 10 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆343Updated 2 years ago
- FPGA project☆227Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- some interesting demos for starters☆83Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆160Updated 2 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆531Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆109Updated last week
- FPGA☆158Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆41Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆42Updated 2 years ago
- 使用Verilog实现的CNN模块,可以方便的在FPGA项目中使用☆563Updated 7 years ago
- Implement Tiny YOLO v3 on ZYNQ☆299Updated 4 months ago
- MNIST using tensorflow, c++ and fpga (zynq7010)☆25Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆256Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆172Updated 2 years ago
- 2023集创赛紫光同创杯一等奖项目☆121Updated last year
- FPGA实现简单的图像处理算法☆50Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆222Updated 2 years ago
- Convolutional Neural Network RTL-level Design☆67Updated 3 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆203Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆82Updated 4 years ago
- 本工程使用纯verilog编写rtl代码,在FPGA上搭建神经网络LeNet-5,实现手写数字识别的功能。☆26Updated 9 months ago
- 代码在这个库里 Code is here☆57Updated last month
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆143Updated 5 years ago