Robin-WZQ / CNN-FPGA
基于FPGA的二维卷积识别任务
☆23Updated 2 years ago
Alternatives and similar repositories for CNN-FPGA:
Users that are interested in CNN-FPGA are comparing it to the libraries listed below
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆172Updated 6 months ago
- some interesting demos for starters☆79Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆102Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- ☆231Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆177Updated last year
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆90Updated last week
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆145Updated 2 years ago
- CPU Design Based on RISCV ISA☆107Updated 10 months ago
- FPGA☆154Updated 10 months ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆325Updated 2 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆196Updated 2 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆36Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆44Updated 2 months ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆199Updated last year
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 3 months ago
- 代码在这个库里 Code is here☆50Updated 5 months ago
- FPGA project☆219Updated 3 years ago
- fpga跑sobel识别算法☆33Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆100Updated 3 years ago
- FPGA实现简单的图像处理算法☆44Updated 2 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆171Updated last year
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆38Updated last year
- The Dark Channel Prior technique is implemented on FPGA using only Verilog code and no Intellectual Property, making it convenient to rep…☆34Updated 10 months ago
- 基于FPGA的cifar-10二维卷积识别任务☆10Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆157Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆110Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago