基于FPGA的二维卷积识别任务
☆26Apr 29, 2023Updated 2 years ago
Alternatives and similar repositories for CNN-FPGA
Users that are interested in CNN-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于FPGA的cifar-10二维卷积识别任务☆13Sep 8, 2022Updated 3 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- 基于FPGA的CNN图像分类系统☆15Nov 27, 2021Updated 4 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Distributed YOLOv8m face detection using FedAvg and FedGH (our method). This repository is based on PACSSK-401001 group project outcoming…☆19Aug 13, 2023Updated 2 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆41Dec 14, 2024Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆196Mar 20, 2024Updated 2 years ago
- 基于fpga的cordic算法实现☆13Oct 19, 2024Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- Lattice Crosslink FPGA is programmed to simulate an IMX219 image stream to a Jetson Nano☆17Feb 10, 2021Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆586Feb 19, 2021Updated 5 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆12Nov 10, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Senior Design Project at UW-Madison ECE☆19May 4, 2023Updated 2 years ago
- ☆34Dec 3, 2025Updated 4 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆277Apr 1, 2024Updated 2 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 6 years ago
- yolov5-acceleration-fpga☆10Jun 25, 2025Updated 9 months ago
- Repository of the conceptual work around Federated Learning to train the object detection model YOLOv5.☆21Aug 1, 2022Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- FPGA implementation of Cellular Neural Network (CNN)☆142Mar 30, 2018Updated 8 years ago
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆370May 2, 2023Updated 2 years ago
- An implementation of the Equivariant Graph Neural Network (EGNN) layer type for DGL-PyTorch.☆15Dec 27, 2022Updated 3 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆80Oct 3, 2023Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- ☆16Apr 6, 2022Updated 4 years ago
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- 疲劳驾驶检测☆30May 30, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- gstreamer_learn☆11Feb 12, 2020Updated 6 years ago
- operate the xml files in the VOC dataset☆11Mar 23, 2019Updated 7 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆257Dec 29, 2018Updated 7 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆27Jan 19, 2026Updated 2 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆238Oct 16, 2025Updated 5 months ago
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆11Dec 27, 2022Updated 3 years ago