基于FPGA的二维卷积识别任务
☆26Apr 29, 2023Updated 3 years ago
Alternatives and similar repositories for CNN-FPGA
Users that are interested in CNN-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于FPGA的cifar-10二维卷积识别任务☆13Sep 8, 2022Updated 3 years ago
- verilog实现systolic array及配套IO☆12Dec 2, 2024Updated last year
- 基于FPGA的CNN图像分类系统☆15Nov 27, 2021Updated 4 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Zynq/FPGA实现CNN手写数字(0-9)识别☆41Dec 14, 2024Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆196Mar 20, 2024Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Jul 14, 2021Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆593Feb 19, 2021Updated 5 years ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- 操作系统比赛使用的LoongArch工具以及交叉编译器☆10Aug 20, 2025Updated 8 months ago
- ☆37Dec 3, 2025Updated 5 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆46Jun 24, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆280Apr 1, 2024Updated 2 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆56Jul 31, 2024Updated last year
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 6 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated 10 months ago
- PrismLayers: Open Data for High-Quality Multi-Layer Transparent Image Generative Models☆37Jan 14, 2026Updated 3 months ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆97Apr 25, 2026Updated last week
- Tester for IS61WV5128BLL-10BLI SRAM in Cmod A7-35T☆20Nov 25, 2018Updated 7 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆142Mar 30, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆27May 20, 2019Updated 6 years ago
- An implementation of the Equivariant Graph Neural Network (EGNN) layer type for DGL-PyTorch.☆15Dec 27, 2022Updated 3 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆81Oct 3, 2023Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆26Jan 1, 2022Updated 4 years ago
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- Lecture about FIR filter on an FPGA☆13May 15, 2024Updated last year
- ☆17Apr 6, 2022Updated 4 years ago
- LoongArch常见的文档资料以及说明文档☆13Mar 6, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Advanced Programming for Computer Design Problems☆17Aug 28, 2021Updated 4 years ago
- AI 应用服务平台☆49Nov 12, 2025Updated 5 months ago
- gstreamer_learn☆11Feb 12, 2020Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆258Dec 29, 2018Updated 7 years ago
- Hardware implementation of HDR image producing algorithm☆16Sep 30, 2022Updated 3 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆27Apr 22, 2026Updated last week
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆243Oct 16, 2025Updated 6 months ago