yuyuranium / RTOS-Project-2023-riscv-freertos-on-pynq
Porting FreeRTOS to a RISC-V based system on PYNQ-Z2
☆10Updated 3 months ago
Alternatives and similar repositories for RTOS-Project-2023-riscv-freertos-on-pynq:
Users that are interested in RTOS-Project-2023-riscv-freertos-on-pynq are comparing it to the libraries listed below
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆11Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- ☆31Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆98Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆26Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆27Updated 6 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆63Updated 2 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆50Updated 4 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆50Updated 7 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- 32 Bit RippleCarry, CarrySkip, CarrySelect, CarryIncrement, Sklansky, Brent-Kung, Kogge-Stone and CarryLookahead adders with their intern…☆24Updated 6 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- BlackParrot on Zynq☆38Updated last month
- Xilinx AXI VIP example of use☆38Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Two Level Cache Controller implementation in Verilog HDL☆42Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- ☆13Updated 2 years ago
- ☆43Updated 6 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆12Updated this week
- A Fast, Low-Overhead On-chip Network☆195Updated 2 weeks ago