Superscalar Out-of-Order NPU Design on FPGA
☆11May 17, 2024Updated last year
Alternatives and similar repositories for Neural-Processing-Unit-on-FPGA
Users that are interested in Neural-Processing-Unit-on-FPGA are comparing it to the libraries listed below
Sorting:
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20May 4, 2017Updated 8 years ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- RTL code of some arbitration algorithm☆15Aug 25, 2019Updated 6 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆27Jan 2, 2026Updated 2 months ago
- ☆21Feb 20, 2026Updated last week
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆25Nov 24, 2019Updated 6 years ago
- System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.☆29Mar 30, 2020Updated 5 years ago
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆240Apr 8, 2024Updated last year
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- ☆43Mar 31, 2025Updated 11 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆45Jun 24, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆16Sep 21, 2025Updated 5 months ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- OpenVLA for AIRBOT☆15Aug 15, 2024Updated last year
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- Arduino controlled through Scratch: software and firmware☆11Feb 2, 2014Updated 12 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- ☆11May 8, 2022Updated 3 years ago