Superscalar Out-of-Order NPU Design on FPGA
☆13May 17, 2024Updated last year
Alternatives and similar repositories for Neural-Processing-Unit-on-FPGA
Users that are interested in Neural-Processing-Unit-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 8 years ago
- A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture.☆16Sep 27, 2022Updated 3 years ago
- A tiniest ASIC GPU that can render only two texture mapped triangles☆27Jan 2, 2026Updated 3 months ago
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- A small Neural Network Processor for Edge devices.☆18Nov 22, 2022Updated 3 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- ☆22Mar 27, 2026Updated 2 weeks ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- 🟣 Dependency Injection interview questions and answers to help you prepare for your next technical interview in 2026.☆12Jan 4, 2026Updated 3 months ago
- ☆15Mar 9, 2026Updated last month
- Matrix Multiply and Accumulate unit written in System Verilog☆13Feb 7, 2019Updated 7 years ago
- System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.☆29Mar 30, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated last month
- Open NPU is an open-source project dedicated to creating a flexible, extensible, and high-performance neural processing unit (NPU) archit…☆18Jun 20, 2024Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆41Jun 19, 2024Updated last year
- A powerful desktop application that helps developers solve coding problems by analyzing screenshots of code and providing AI-powered solu…☆38Aug 3, 2025Updated 8 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- ☆247Apr 8, 2024Updated 2 years ago
- RL-Pruner: Structured Pruning Using Reinforcement Learning for CNN Compression and Acceleration☆27Jun 8, 2025Updated 10 months ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Implementation of Sobel Filter in Verilog☆26Mar 10, 2017Updated 9 years ago
- Deep Reinforcement Learning with CartPole in Pytorch☆16Jun 13, 2020Updated 5 years ago
- Getting started with Zephyr RTOS on BluePill STM32F103C8 board☆14Aug 24, 2023Updated 2 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆16Oct 4, 2022Updated 3 years ago
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 4 years ago
- Exemplos de projetos com FreeRTOS e ESP32☆23Jun 22, 2020Updated 5 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆88Nov 26, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- TPU SDK☆20Oct 27, 2023Updated 2 years ago
- MicroPython ESP8266/ESP32 driver for TTP229-BSF 16-key capacitive keypad in serial interface mode☆18Aug 4, 2021Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆63Dec 19, 2021Updated 4 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆220Aug 4, 2019Updated 6 years ago
- ☆16Apr 8, 2023Updated 3 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆171Mar 5, 2025Updated last year
- Real-Time Image Processing for ASIC/FGPA☆24Feb 23, 2022Updated 4 years ago