Mattjesc / Efficient-FPGA-CNN-AcceleratorLinks
Efficient FPGA-Based Accelerator for Convolutional Neural Networks
☆30Updated last year
Alternatives and similar repositories for Efficient-FPGA-CNN-Accelerator
Users that are interested in Efficient-FPGA-CNN-Accelerator are comparing it to the libraries listed below
Sorting:
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- ☆120Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆14Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆114Updated 3 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- ☆14Updated 2 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆12Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- ☆42Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆45Updated 3 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆195Updated last year
- ES-203 Computer Organization & Architecture CNN on FPGA board☆16Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆71Updated 7 months ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆20Updated 3 years ago