Efficient FPGA-Based Accelerator for Convolutional Neural Networks
☆60Jul 31, 2024Updated last year
Alternatives and similar repositories for Efficient-FPGA-CNN-Accelerator
Users that are interested in Efficient-FPGA-CNN-Accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Eyeriss Hardware Accelerator for Machine Learning☆13May 29, 2022Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆11Sep 30, 2020Updated 5 years ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆22Dec 13, 2024Updated last year
- Hardware accelerator for convolutional neural networks☆74Aug 9, 2022Updated 3 years ago
- ☆16Jan 18, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆150Jul 22, 2025Updated 11 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Feb 28, 2021Updated 5 years ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆30Apr 7, 2025Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆18Feb 27, 2021Updated 5 years ago
- bitfusion verilog implementation☆13Feb 21, 2022Updated 4 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2、ZCU102 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆98May 14, 2026Updated last month
- FPGA Design of a Spiking Neural Network.☆52May 15, 2024Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆188Jun 20, 2024Updated 2 years ago
- CNN simd based accelerator using Vitis HLS☆11Jul 15, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A C++ implementation of a 3 layer Gated Recurrent Unit (GRU) using no libraries other than Eigen for Matrices.☆23Jan 28, 2020Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 3 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆175Mar 5, 2025Updated last year
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- Used for hardware trojan detection（Based on Trust_Hub）☆10Jul 30, 2019Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆50Jun 24, 2022Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .☆16Feb 17, 2019Updated 7 years ago
- ☆31Jun 8, 2022Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆29May 20, 2019Updated 7 years ago
- ☆33Nov 7, 2024Updated last year
- Systolic-array based Deep Learning Accelerator generator☆29Dec 11, 2020Updated 5 years ago
- video stream scaler based on FPGA and verilog☆19Mar 28, 2024Updated 2 years ago
- Using Xilinx tools, the Unet architecture will be implemented and optimized for FPGA use. Some convolution-transposed conv sub-parts of t…☆18Feb 25, 2021Updated 5 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆13May 19, 2026Updated last month
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Convolutional accelerator kernel, target ASIC & FPGA☆256Apr 10, 2023Updated 3 years ago
- Minimalistic RV32I RISC-V Processor in System Verilog☆29Sep 19, 2023Updated 2 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆41Aug 9, 2025Updated 10 months ago
- ☆12Dec 10, 2025Updated 6 months ago
- ☆68Nov 29, 2025Updated 7 months ago
- ☆11Dec 17, 2023Updated 2 years ago
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 6 years ago