gju06051 / TPU_HW_VerilogView external linksLinks
☆14Apr 24, 2023Updated 2 years ago
Alternatives and similar repositories for TPU_HW_Verilog
Users that are interested in TPU_HW_Verilog are comparing it to the libraries listed below
Sorting:
- AIChip 2021 project, NCKU☆17May 6, 2021Updated 4 years ago
- ☆25Jun 21, 2024Updated last year
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆16May 26, 2021Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆167Mar 5, 2025Updated 11 months ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆41Jun 24, 2022Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.☆34Sep 17, 2024Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆22May 20, 2019Updated 6 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- 平头哥无剑100开源SoC平台（双核E902，安全启动，BootROM，IOPMP，Mailbox，RSA-2048，SHA-2， WS2812，Flash）☆22Sep 2, 2023Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Feb 10, 2026Updated last week
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆34Oct 23, 2025Updated 3 months ago
- Small-scale Tensor Processing Unit built on an FPGA☆218Aug 4, 2019Updated 6 years ago
- Template for project1 TPU☆23May 1, 2021Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 3 weeks ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 4 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Oct 4, 2024Updated last year
- ☆31Aug 8, 2020Updated 5 years ago
- ☆66May 14, 2022Updated 3 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- ☆239Apr 8, 2024Updated last year
- IC implementation of TPU☆148Dec 18, 2019Updated 6 years ago
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Resources for Deep learning on Raspberry Pi course☆10Nov 26, 2018Updated 7 years ago
- A C module to decode raw GPS NMEA data☆10Sep 1, 2018Updated 7 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Density test bench for RISCV - "Compress extension"☆15Jun 21, 2021Updated 4 years ago
- 433mhz OOK RF stuff for Arduino☆12Mar 17, 2020Updated 5 years ago