gju06051 / TPU_HW_VerilogLinks
☆14Updated 2 years ago
Alternatives and similar repositories for TPU_HW_Verilog
Users that are interested in TPU_HW_Verilog are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆13Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- ☆20Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- ☆59Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆34Updated 2 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- ☆29Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 2 years ago
- ☆27Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- ☆65Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago