gju06051 / TPU_HW_VerilogLinks
☆14Updated 2 years ago
Alternatives and similar repositories for TPU_HW_Verilog
Users that are interested in TPU_HW_Verilog are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆36Updated 6 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆14Updated 3 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆27Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- A systolic array matrix multiplier☆25Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆29Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- EE577b-Course-Project☆17Updated 5 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated 2 years ago
- AXI Interconnect☆53Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆15Updated 9 months ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- Implementation of the PCIe physical layer☆48Updated 2 months ago