gju06051 / TPU_HW_Verilog
☆14Updated last year
Alternatives and similar repositories for TPU_HW_Verilog:
Users that are interested in TPU_HW_Verilog are comparing it to the libraries listed below
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- ☆31Updated 5 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- AIChip 2021 project, NCKU☆16Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- ☆63Updated 6 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆34Updated 2 years ago
- AXI Interconnect☆47Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- ☆19Updated 2 years ago
- ☆26Updated 5 years ago
- ☆9Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆93Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆30Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago