MinahilRaza / Brevitas_Fixed_PointLinks
Quantized Training for Convolutional Neural Networks using Xilinx Brevitas
☆12Updated 3 years ago
Alternatives and similar repositories for Brevitas_Fixed_Point
Users that are interested in Brevitas_Fixed_Point are comparing it to the libraries listed below
Sorting:
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆97Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- The second place winner for DAC-SDC 2020☆99Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆32Updated 10 months ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆35Updated 6 years ago
- ☆14Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- ☆11Updated last year
- ☆124Updated 5 years ago
- ☆11Updated last year
- HLS implemented systolic array structure☆41Updated 8 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆119Updated last year
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆39Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- ☆46Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆68Updated last year
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago