MinahilRaza / Brevitas_Fixed_PointLinks
Quantized Training for Convolutional Neural Networks using Xilinx Brevitas
☆11Updated 3 years ago
Alternatives and similar repositories for Brevitas_Fixed_Point
Users that are interested in Brevitas_Fixed_Point are comparing it to the libraries listed below
Sorting:
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 3 years ago
- An FPGA Accelerator for Transformer Inference☆85Updated 3 years ago
- ☆113Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆27Updated 3 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆35Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆75Updated 5 months ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆188Updated 7 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆33Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆11Updated last year
- Approximate layers - TensorFlow extension☆27Updated 3 months ago
- ☆30Updated 8 months ago
- A DNN Accelerator implemented with RTL.☆64Updated 6 months ago
- ☆44Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- ☆65Updated 6 years ago