MinahilRaza / Brevitas_Fixed_Point
Quantized Training for Convolutional Neural Networks using Xilinx Brevitas
☆9Updated 3 years ago
Alternatives and similar repositories for Brevitas_Fixed_Point:
Users that are interested in Brevitas_Fixed_Point are comparing it to the libraries listed below
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- ☆26Updated last month
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆33Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- Approximate layers - TensorFlow extension☆27Updated 3 weeks ago
- Open-source of MSD framework☆16Updated last year
- 2020 xilinx summer school☆17Updated 4 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆40Updated last year
- Sparse CNN Accelerator targeting Intel FPGA☆11Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- ☆70Updated 5 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆50Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆81Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 7 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- ☆10Updated 5 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆52Updated 3 months ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆43Updated 2 years ago
- ☆10Updated 5 years ago
- ☆17Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago