MinahilRaza / Brevitas_Fixed_PointLinks
Quantized Training for Convolutional Neural Networks using Xilinx Brevitas
☆12Updated 3 years ago
Alternatives and similar repositories for Brevitas_Fixed_Point
Users that are interested in Brevitas_Fixed_Point are comparing it to the libraries listed below
Sorting:
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- ☆14Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆116Updated 5 years ago
- ☆34Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆12Updated 4 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆87Updated 8 months ago
- ☆29Updated 5 months ago
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- ☆44Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆53Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- ☆11Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆114Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- ☆11Updated last year
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- HLS code for a BNN accelerator☆16Updated 7 years ago