MinahilRaza / Brevitas_Fixed_PointLinks
Quantized Training for Convolutional Neural Networks using Xilinx Brevitas
☆12Updated 3 years ago
Alternatives and similar repositories for Brevitas_Fixed_Point
Users that are interested in Brevitas_Fixed_Point are comparing it to the libraries listed below
Sorting:
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- A collection of tutorials for the fpgaConvNet framework.☆46Updated last year
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- Open-source of MSD framework☆16Updated 2 years ago
- ☆31Updated 7 months ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Updated 4 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- ☆35Updated 6 years ago
- ☆11Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- ☆46Updated 2 years ago
- The second place winner for DAC-SDC 2020☆98Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- Approximate layers - TensorFlow extension☆26Updated 7 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- ☆120Updated 5 years ago
- Library of approximate arithmetic circuits☆58Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- ☆19Updated 6 months ago
- ☆71Updated 5 years ago
- ☆18Updated 2 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- Model LLM inference on single-core dataflow accelerators☆16Updated this week
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago