SpinalHDL / SpinalBaseProject-OLD-Links
☆10Updated 8 years ago
Alternatives and similar repositories for SpinalBaseProject-OLD-
Users that are interested in SpinalBaseProject-OLD- are comparing it to the libraries listed below
Sorting:
- A reimplementation of a tiny stack CPU☆85Updated 2 years ago
- Open Processor Architecture☆26Updated 9 years ago
- HDMI core in Chisel HDL☆52Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Yosys Plugins☆22Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 7 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- SPI core☆14Updated 6 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆20Updated 5 years ago
- Torc: Tools for Open Reconfigurable Computing☆39Updated 8 years ago
- Tools for FPGA development.☆48Updated 4 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- A computer (FPGA SoC) based on the MRISC32-A1 CPU☆54Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- FPGA config visualized. demo:☆20Updated 5 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆33Updated 15 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Updated 12 years ago
- mantle library☆44Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Updated last year
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆13Updated 6 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Updated last year
- Docker Development Environment for SpinalHDL☆20Updated last year
- Small footprint and configurable video cores (Deprecated)☆73Updated 4 years ago
- DDR3 controller for nMigen (WIP)☆14Updated last year
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 5 years ago