ucb-bar / chisel2-deprecatedLinks
☆389Updated 7 years ago
Alternatives and similar repositories for chisel2-deprecated
Users that are interested in chisel2-deprecated are comparing it to the libraries listed below
Sorting:
- Flexible Intermediate Representation for RTL☆748Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆447Updated 4 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Place and route tool for FPGAs☆424Updated 6 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- The root repo for lowRISC project and FPGA demos.☆602Updated 2 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆554Updated last month
- FPGA Design Suite based on C to Verilog design flow.☆245Updated 6 years ago
- educational microarchitectures for risc-v isa☆719Updated last month
- Core description files for FuseSoC☆124Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- chisel tutorial exercises and answers☆735Updated 3 years ago
- ☆250Updated 8 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆239Updated last year
- Connectal is a framework for software-driven hardware development.☆172Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆976Updated last year
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- RISC-V Formal Verification Framework☆610Updated 3 years ago
- Chisel/Firrtl execution engine☆154Updated last year
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆166Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- ☆109Updated 6 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- GPL v3 2D/3D graphics engine in verilog☆675Updated 11 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆50Updated 2 years ago