Alternatives and similar repositories for chisel2-deprecated:

Users that are interested in chisel2-deprecated are comparing it to the libraries listed below

• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆737Updated 6 months ago
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆101Updated 6 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆438Updated 3 years ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆711Updated 3 years ago
• cornell-brg / pymtl
  Python-based hardware modeling framework
  ☆238Updated 5 years ago
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆95Updated 6 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆403Updated 6 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆513Updated 4 months ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆164Updated last year
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆700Updated 6 months ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆417Updated 5 years ago
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆595Updated last year
• NetFPGA / netfpga
  NetFPGA 1G infrastructure and gateware
  ☆371Updated 5 years ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆233Updated 9 months ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated 6 months ago
• bu-icsg / dana
  Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
  ☆209Updated 5 years ago
• ucb-bar / midas
  FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
  ☆99Updated 5 years ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆182Updated 2 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 4 years ago
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆55Updated 7 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆336Updated 7 years ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆164Updated 9 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆124Updated 4 years ago
• pulp-platform / pulpino
  An open-source microcontroller system based on RISC-V
  ☆928Updated last year
• LBL-CoDEx / OpenSoCFabric
  OpenSoC Fabric - A Network-On-Chip Generator
  ☆163Updated 4 years ago
• stanford-ppl / spatial
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆276Updated 8 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆592Updated 2 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆183Updated 10 years ago
• asicguy / gplgpu
  GPL v3 2D/3D graphics engine in verilog
  ☆664Updated 10 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆317Updated 3 years ago