☆388Apr 18, 2018Updated 7 years ago
Alternatives and similar repositories for chisel2-deprecated
Users that are interested in chisel2-deprecated are comparing it to the libraries listed below
Sorting:
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- The root repo for lowRISC project and FPGA demos.☆602Aug 3, 2023Updated 2 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Jun 12, 2017Updated 8 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- Place and route tool for FPGAs☆424Jul 28, 2019Updated 6 years ago
- An open-source microcontroller system based on RISC-V☆1,010Feb 6, 2024Updated 2 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 8 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- ☆14Jul 14, 2015Updated 10 years ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- Chisel implementation of AES☆24Mar 27, 2020Updated 5 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Support for Rocket Chip on Zynq FPGAs☆416Jan 29, 2019Updated 7 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Jul 23, 2019Updated 6 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- A pipelined RISCV implementation in VHDL☆96Nov 19, 2018Updated 7 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,336Aug 18, 2025Updated 6 months ago
- Open FPGA tools☆260Mar 30, 2020Updated 5 years ago
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- Official repository of the AWS EC2 FPGA Hardware and Software Development Kit☆1,640Feb 9, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Plugin to produce locales dbs☆11Updated this week
- The unofficial Scala game☆11Oct 26, 2020Updated 5 years ago
- gcc+newlib and gcc+glibc toolchains☆17Apr 12, 2019Updated 6 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago