ucb-bar / chisel2-deprecatedLinks
☆387Updated 7 years ago
Alternatives and similar repositories for chisel2-deprecated
Users that are interested in chisel2-deprecated are comparing it to the libraries listed below
Sorting:
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Flexible Intermediate Representation for RTL☆748Updated last year
- A Just-In-Time Compiler for Verilog from VMware Research☆447Updated 4 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Place and route tool for FPGAs☆422Updated 6 years ago
- FPGA Design Suite based on C to Verilog design flow.☆246Updated 6 years ago
- GPL v3 2D/3D graphics engine in verilog☆678Updated 11 years ago
- The root repo for lowRISC project and FPGA demos.☆600Updated 2 years ago
- Port of LLVM/Clang C compiler to Nyuzi parallel processor architecture☆65Updated 2 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆217Updated 5 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆556Updated 2 months ago
- Python-based hardware modeling framework☆244Updated 5 years ago
- Space Invaders game implemented with VHDL☆156Updated 9 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆122Updated 4 years ago
- chisel tutorial exercises and answers☆733Updated 3 years ago
- ☆248Updated 8 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆285Updated last year
- Connectal is a framework for software-driven hardware development.☆174Updated 2 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- educational microarchitectures for risc-v isa☆720Updated last month
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆326Updated 3 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆90Updated last week
- Chisel/Firrtl execution engine☆153Updated last year
- An open-source microcontroller system based on RISC-V☆981Updated last year
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated 2 years ago