ucb-bar / chisel2-deprecatedLinks
☆389Updated 7 years ago
Alternatives and similar repositories for chisel2-deprecated
Users that are interested in chisel2-deprecated are comparing it to the libraries listed below
Sorting:
- Flexible Intermediate Representation for RTL☆748Updated 11 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Place and route tool for FPGAs☆423Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆125Updated 4 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- Connectal is a framework for software-driven hardware development.☆171Updated last year
- educational microarchitectures for risc-v isa☆718Updated 5 months ago
- FPGA Design Suite based on C to Verilog design flow.☆245Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆238Updated last year
- mor1kx - an OpenRISC 1000 processor IP core☆549Updated 3 weeks ago
- Chisel/Firrtl execution engine☆153Updated 11 months ago
- chisel tutorial exercises and answers☆736Updated 3 years ago
- ☆109Updated 6 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆49Updated 2 years ago
- ☆250Updated 8 years ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- The root repo for lowRISC project and FPGA demos.☆602Updated 2 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- GPL v3 2D/3D graphics engine in verilog☆671Updated 10 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- A (Py)thon (D)SL for (G)enerating (In)struction set simulators.☆166Updated 7 years ago