ucb-bar / chisel2-deprecatedLinks
☆389Updated 7 years ago
Alternatives and similar repositories for chisel2-deprecated
Users that are interested in chisel2-deprecated are comparing it to the libraries listed below
Sorting:
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- Place and route tool for FPGAs☆420Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- chisel tutorial exercises and answers☆728Updated 3 years ago
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- The root repo for lowRISC project and FPGA demos.☆600Updated last year
- Support for Rocket Chip on Zynq FPGAs☆408Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆540Updated 2 months ago
- GPL v3 2D/3D graphics engine in verilog☆666Updated 10 years ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- Python-based hardware modeling framework☆240Updated 5 years ago
- FPGA Design Suite based on C to Verilog design flow.☆244Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- Core description files for FuseSoC☆124Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated last week
- A Just-In-Time Compiler for Verilog from VMware Research☆445Updated 3 years ago
- Digital Design with Chisel☆838Updated last month
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆324Updated 3 years ago
- The Easy 8-bit Processor☆183Updated 10 years ago
- UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM☆124Updated 4 years ago
- ☆109Updated 6 years ago
- An open-source microcontroller system based on RISC-V☆957Updated last year
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- ☆250Updated 8 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- public domain tools for FPGAs☆327Updated 8 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year