ucb-bar / chisel2-deprecated

Related projects: ⓘ

• ucb-bar / rocket
  ☆122Updated this week
• VectorBlox / orca
  ☆234Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆720Updated last month
• ucb-bar / vscale
  ☆121Updated this week
• inforichland / freezing-spice
  A pipelined RISCV implementation in VHDL
  ☆95Updated 5 years ago
• openrisc / mor1kx
  mor1kx - an OpenRISC 1000 processor IP core
  ☆485Updated last week
• stanford-ppl / spatial-lang
  Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
  ☆99Updated 5 years ago
• bu-icsg / dana
  Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel
  ☆206Updated 4 years ago
• vmware-archive / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆433Updated 3 years ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆688Updated 2 years ago
• cornell-brg / pymtl
  Python-based hardware modeling framework
  ☆235Updated 4 years ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆413Updated 5 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆674Updated last month
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆594Updated last year
• dawsonjon / Chips-2.0
  FPGA Design Suite based on C to Verilog design flow.
  ☆230Updated 5 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆181Updated 10 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆313Updated 7 years ago
• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆221Updated 4 months ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆392Updated 5 years ago
• cambridgehackers / connectal
  Connectal is a framework for software-driven hardware development.
  ☆161Updated 11 months ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆157Updated 8 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆123Updated 4 years ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆177Updated 2 years ago
• ucb-bar / berkeley-hardfloat
  ☆285Updated last week
• ucb-bar / zscale
  Z-scale Microarchitectural Implementation of RV32 ISA
  ☆54Updated 7 years ago
• westerndigitalcorporation / swerv-ISS
  Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator
  ☆200Updated 3 years ago
• bluespec / Piccolo
  RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)
  ☆305Updated 2 years ago
• westerndigitalcorporation / swerv_eh1
  A directory of Western Digital’s RISC-V SweRV Cores
  ☆854Updated 4 years ago
• ucb-bar / esp-llvm
  UCB-BAR fork of LLVM! NOT UPSTREAM RISCV LLVM
  ☆123Updated 3 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆574Updated 2 years ago