ucb-bar / chisel2-deprecatedLinks
☆389Updated 7 years ago
Alternatives and similar repositories for chisel2-deprecated
Users that are interested in chisel2-deprecated are comparing it to the libraries listed below
Sorting:
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- chisel tutorial exercises and answers☆730Updated 3 years ago
- A pipelined RISCV implementation in VHDL☆96Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆445Updated 3 years ago
- Place and route tool for FPGAs☆421Updated 5 years ago
- educational microarchitectures for risc-v isa☆715Updated 3 months ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- The Easy 8-bit Processor☆183Updated 11 years ago
- FPGA Design Suite based on C to Verilog design flow.☆244Updated 6 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆547Updated 2 months ago
- The root repo for lowRISC project and FPGA demos.☆602Updated last year
- Python-based hardware modeling framework☆241Updated 5 years ago
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆361Updated 7 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Core description files for FuseSoC☆124Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆963Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- GPL v3 2D/3D graphics engine in verilog☆667Updated 10 years ago
- Support for Rocket Chip on Zynq FPGAs☆409Updated 6 years ago
- RISC-V Formal Verification Framework☆602Updated 3 years ago
- OpenRISC 1200 implementation☆171Updated 9 years ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated 2 weeks ago
- ☆250Updated 8 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆370Updated last year
- Connectal is a framework for software-driven hardware development.☆170Updated last year
- A directory of Western Digital’s RISC-V SweRV Cores☆869Updated 5 years ago
- Provides various testers for chisel users☆100Updated 2 years ago
- ☆109Updated 6 years ago