ucb-bar / fpga-spartan6
Support for zScale on Spartan6 FPGAs
☆16Updated 9 years ago
Alternatives and similar repositories for fpga-spartan6:
Users that are interested in fpga-spartan6 are comparing it to the libraries listed below
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆39Updated 9 years ago
- SPI core☆15Updated 5 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 7 years ago
- ChipTools is a utility to automate FPGA build and verification☆24Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆32Updated 3 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- ☆63Updated 6 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- OpenFPGA☆33Updated 7 years ago
- Yosys Plugins☆21Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- chipy hdl☆17Updated 6 years ago
- DyRACT Open Source Repository☆16Updated 8 years ago
- A reimplementation of a tiny stack CPU☆82Updated last year
- Cross compile FPGA tools☆22Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated 2 weeks ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Updated 6 years ago
- Wishbone <-> AXI converters☆14Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated last month
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 2 years ago