IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.
☆12Dec 5, 2018Updated 7 years ago
Alternatives and similar repositories for chisel-packaging
Users that are interested in chisel-packaging are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 weeks ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- ☆20Mar 3, 2026Updated 4 months ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- ☆13May 11, 2026Updated 2 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- ☆15Mar 7, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- A library that provides a Qt widget for drawing audio waveforms.☆21Jul 27, 2010Updated 15 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- xsData PlantUML Plugin that generates class diagrams from xml schemas, wsdl definitions and directly from xml documents☆27Apr 1, 2026Updated 3 months ago
- git clone from https://gnunet.org/svn/libmicrohttpd/☆13Feb 20, 2013Updated 13 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This repository is a workplace for COST Action Hackathon event on Federated Query over Knowledge Graphs which will happen on 25-27 April …☆11Jun 14, 2023Updated 3 years ago
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 9 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Jul 13, 2026Updated last week
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 9 months ago
- Linked Data Event Streams Server for Java☆13Dec 11, 2025Updated 7 months ago
- HYF's high quality verilog codes☆18Dec 25, 2024Updated last year
- ☆20Jun 18, 2022Updated 4 years ago
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- datasheet generator☆31Jul 18, 2025Updated last year
- Import and export IP-XACT XML register models☆38Nov 5, 2025Updated 8 months ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆25Feb 25, 2025Updated last year
- A DSL for Systolic Arrays☆86Dec 14, 2018Updated 7 years ago