IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.
☆12Dec 5, 2018Updated 7 years ago
Alternatives and similar repositories for chisel-packaging
Users that are interested in chisel-packaging are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- The register-transfer level (RTL) implementation of FIONA-V baseline ISA, affiliated to FIONA toolchains.☆10Oct 30, 2023Updated 3 years ago
- datasheet generator☆31Sep 10, 2026Updated last month
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 11 years ago
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 13 years ago
- ☆21Mar 3, 2026Updated 7 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 11 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- ☆13Aug 22, 2022Updated 4 years ago
- ☆15Mar 7, 2024Updated 2 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- ☆13May 11, 2026Updated 5 months ago
- ☆11Dec 18, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wishbone plumbing written in Chisel3☆10Dec 19, 2024Updated last year
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 9 years ago
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- go-rbac is a lightweight and scalable library for implementing Role-Scope Based Access Control (RBAC) in Go applications. It provides an …☆13Dec 1, 2024Updated last year
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated last year
- A library that provides a Qt widget for drawing audio waveforms.☆21Jul 27, 2010Updated 16 years ago
- JTAG DPI module for OpenRISC simulation with Verilator☆18Oct 27, 2012Updated 14 years ago
- xsData PlantUML Plugin that generates class diagrams from xml schemas, wsdl definitions and directly from xml documents☆27Apr 1, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago
- This repository is a workplace for COST Action Hackathon event on Federated Query over Knowledge Graphs which will happen on 25-27 April …☆10Jun 14, 2023Updated 3 years ago
- Collection of different communication methods for chip mulitprocessors☆13Jul 20, 2026Updated 3 months ago
- ☆20Jun 18, 2022Updated 4 years ago
- TP 1.2 OIDC Provider with VC Support☆12Dec 4, 2025Updated 10 months ago
- ☆139May 13, 2022Updated 4 years ago
- HYF's high quality verilog codes☆19Dec 25, 2024Updated last year