IPXACT packaging utilities for Chisel 3.x using Xilinx Vivado Design Suite.
☆12Dec 5, 2018Updated 7 years ago
Alternatives and similar repositories for chisel-packaging
Users that are interested in chisel-packaging are comparing it to the libraries listed below
Sorting:
- cpp parser for reading a VCD (value change dump) file☆10Jul 15, 2013Updated 12 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- PYNQ DMA benchmark project☆12Apr 27, 2017Updated 8 years ago
- P4FPGA is located at github.com/hanw/p4fpga☆13Jan 27, 2017Updated 9 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 4 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A library that provides a Qt widget for drawing audio waveforms.☆20Jul 27, 2010Updated 15 years ago
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- micro version of cocotb, to run on microcontrollers or desktop to get hardware in the loop☆18Feb 25, 2025Updated last year
- ☆13Aug 22, 2022Updated 3 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- ☆20Updated this week
- Fork of OpenCores jpegencode with Cocotb testbench☆46Sep 5, 2015Updated 10 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- ☆11May 31, 2016Updated 9 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- xsData PlantUML Plugin that generates class diagrams from xml schemas, wsdl definitions and directly from xml documents☆27Oct 1, 2025Updated 5 months ago
- ☆23Feb 23, 2016Updated 10 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- A Value Change Dump (VCD) file parser and analyzer☆24Aug 27, 2020Updated 5 years ago
- datasheet generator☆30Jul 18, 2025Updated 7 months ago
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆31Updated this week
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 6 years ago
- ☆31Oct 2, 2023Updated 2 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago