Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"
☆18Jul 30, 2019Updated 6 years ago
Alternatives and similar repositories for homemade-riscv-en
Users that are interested in homemade-riscv-en are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 6 years ago
- RISC-V CPU in SystemVerilog & Custom Migen-based SoC Generator☆10Dec 29, 2021Updated 4 years ago
- Space invaders hardware clone on the DE2-115 FPGA dev board with a USB keyboard and VGA output.☆13Feb 16, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Aug 19, 2018Updated 7 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- Notes on the Eclypse Z7 development board☆16Apr 9, 2026Updated 2 weeks ago
- NeTV2 SoC based on LiteX☆17Jul 17, 2018Updated 7 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An almost empty chisel project as a starting point for hardware design☆36Jan 27, 2025Updated last year
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆19Apr 17, 2026Updated last week
- Another tiny RISC-V implementation☆67Jul 19, 2021Updated 4 years ago
- Python script for QPSK modulation and demodulation☆12May 27, 2020Updated 5 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- Generate a Verilog Source file and testbench file for a given Moore FSM☆17Nov 18, 2012Updated 13 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 『プログラマのためのFPGAによるRISC-Vマイコンの作り方』のサポート・リポジトリ☆13Jul 30, 2019Updated 6 years ago
- FPGA-driven memory tester for SO-DIMM DDR5 memory sticks☆32Dec 11, 2025Updated 4 months ago
- Open-source inmarsat-C cli decoder, based on inmarsatc library.☆18Jul 30, 2022Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 4 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆16May 23, 2019Updated 6 years ago
- ☆111Oct 19, 2018Updated 7 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Building a busybox based RiscV 64-bit GNU/Linux system from scratch☆52Jun 13, 2019Updated 6 years ago
- ☆30Mar 13, 2025Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆37Oct 23, 2025Updated 6 months ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- WinMIPS64 is an instruction set simulator, and is designed as a replacement for the popular Microsoft Windows utility WinDLX☆12Nov 2, 2024Updated last year
- Fully defined liberty (std. cells in VLSI) data structure, efficient parser & formatter☆25Feb 24, 2026Updated 2 months ago