horie-t / homemade-riscv-enLinks
Support Repository of "How to make RISC-V Microcomputer using FPGA for programmer"
☆17Updated 6 years ago
Alternatives and similar repositories for homemade-riscv-en
Users that are interested in homemade-riscv-en are comparing it to the libraries listed below
Sorting:
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Clarvi simple RISC-V processor for teaching☆58Updated 7 years ago
- An almost empty chisel project as a starting point for hardware design☆32Updated 6 months ago
- Platform Level Interrupt Controller☆41Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated 11 months ago
- ☆21Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- ☆31Updated 5 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆63Updated 6 months ago
- ☆40Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last month
- ☆52Updated 6 years ago
- Contains commonly used UVM components (agents, environments and tests).☆29Updated 6 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆19Updated 3 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- PCI Express controller model☆61Updated 2 years ago
- DDR4 Simulation Project in System Verilog☆42Updated 10 years ago
- ☆30Updated 3 weeks ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- ☆29Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- IOPMP IP☆19Updated last month