🔁 elastic circuit toolchain
☆32Dec 2, 2024Updated last year
Alternatives and similar repositories for reqack
Users that are interested in reqack are comparing it to the libraries listed below
Sorting:
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- ☆17Apr 20, 2023Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 4 years ago
- Verilog for Julia☆51Apr 18, 2017Updated 8 years ago
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 2 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- ☆12May 20, 2021Updated 4 years ago
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- Z-scale Microarchitectural Implementation of RV32 ISA☆55May 30, 2017Updated 8 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- verilator testbench w/ Javascript using N-API☆18Feb 19, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- VHDL extension for visual studio code☆20Mar 25, 2025Updated 11 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- ☆43May 26, 2018Updated 7 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Hardware Description Library☆87Feb 17, 2026Updated last week
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Feb 24, 2023Updated 3 years ago
- Exploration of alternative hardware description languages☆28Mar 9, 2018Updated 7 years ago
- Forth bindings for the FTDI FT800/Gameduino2☆22Jan 5, 2016Updated 10 years ago
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- GNU Superoptimizer Version 2☆26May 19, 2021Updated 4 years ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated 3 weeks ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- Visual Simulation of Register Transfer Logic☆111Feb 14, 2026Updated 2 weeks ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago