🔁 elastic circuit toolchain
☆33Dec 2, 2024Updated last year
Alternatives and similar repositories for reqack
Users that are interested in reqack are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 4 months ago
- Hardware description language (HDL) parser, and Hardware simulator.☆90Oct 9, 2018Updated 7 years ago
- Next generation CGRA generator☆119Mar 26, 2026Updated 2 weeks ago
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 3 years ago
- D3.js and ELK based schematic visualizer☆118Feb 27, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- hardware library for hwt (= ipcore repo)☆44Dec 23, 2025Updated 3 months ago
- D3.js based wave (signal) visualizer☆68Aug 19, 2025Updated 7 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆38Mar 30, 2021Updated 5 years ago
- Verilog for Julia☆51Apr 18, 2017Updated 8 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Streaming based VHDL parser.☆85Jul 15, 2024Updated last year
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Hardware Description Library☆90Feb 17, 2026Updated last month
- ☆17Apr 20, 2023Updated 2 years ago
- ☆43May 26, 2018Updated 7 years ago
- RISC-V System on Chip Builder☆12Sep 27, 2020Updated 5 years ago
- ☆12May 20, 2021Updated 4 years ago
- A Github Mirror List For GS Star Repository☆24Feb 16, 2023Updated 3 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 7 years ago
- Hardware Description Languages☆1,140Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- ☆18Jul 12, 2024Updated last year
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- bit field diagram renderer☆390Feb 22, 2024Updated 2 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆12Dec 14, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Examples for creating AXI-interfaced peripherals in Chisel☆75Nov 15, 2015Updated 10 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆297Mar 13, 2026Updated 3 weeks ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- ☆12Oct 1, 2021Updated 4 years ago
- From Haskell to Hardware via CCCs☆58Jun 22, 2016Updated 9 years ago
- Visual Simulation of Register Transfer Logic☆113Feb 14, 2026Updated last month